Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Fix some errors in the templates | Yann Herklotz | 2019-04-23 | 1 | -0/+1 |
| | |||||
* | Fix XST Synthesis | Yann Herklotz | 2019-04-23 | 1 | -1/+1 |
| | |||||
* | Formatting files and add result type to front end | Yann Herklotz | 2019-04-23 | 4 | -6/+12 |
| | |||||
* | Add new modules to fix Quartus equivalence check | Yann Herklotz | 2019-04-21 | 1 | -0/+1 |
| | |||||
* | Add output information to Type | Yann Herklotz | 2019-04-18 | 6 | -36/+36 |
| | |||||
* | Add output path to each simulator | Yann Herklotz | 2019-04-18 | 5 | -13/+28 |
| | |||||
* | Add Show instances to simulators | Yann Herklotz | 2019-04-17 | 5 | -8/+25 |
| | |||||
* | Fix other type errors and replace with Result type | Yann Herklotz | 2019-04-17 | 1 | -24/+33 |
| | |||||
* | Update simulator with Result type | Yann Herklotz | 2019-04-17 | 5 | -61/+111 |
| | |||||
* | Move Reduce file | Yann Herklotz | 2019-04-17 | 1 | -164/+0 |
| | |||||
* | Move declaration of SourceInfo | Yann Herklotz | 2019-04-15 | 6 | -21/+4 |
| | |||||
* | Rename Synthesisor -> Synthesiser | Yann Herklotz | 2019-04-15 | 5 | -13/+13 |
| | |||||
* | Replace Env by Fuzz | Yann Herklotz | 2019-04-15 | 1 | -58/+0 |
| | |||||
* | Change port declarations in Reduce | Yann Herklotz | 2019-04-14 | 1 | -4/+4 |
| | |||||
* | Print out local time | Yann Herklotz | 2019-04-14 | 1 | -2/+5 |
| | |||||
* | Add bit vector to Icarus simulation | Yann Herklotz | 2019-04-14 | 1 | -1/+6 |
| | |||||
* | Add Quartus implementation | Yann Herklotz | 2019-04-14 | 1 | -0/+52 |
| | |||||
* | Change Port type to include lower bound | Yann Herklotz | 2019-04-12 | 1 | -2/+2 |
| | |||||
* | Fix the generation of modules and add initialisation | Yann Herklotz | 2019-04-10 | 4 | -5/+6 |
| | |||||
* | Add Parameter type and remove Description | Yann Herklotz | 2019-04-09 | 2 | -4/+4 |
| | |||||
* | Generate flip-flops instead of latches | Yann Herklotz | 2019-04-06 | 1 | -1/+0 |
| | |||||
* | Fix for latches in design | Yann Herklotz | 2019-04-04 | 1 | -0/+1 |
| | |||||
* | Add verilog modules to equivalence checking | Yann Herklotz | 2019-04-03 | 1 | -1/+1 |
| | |||||
* | Add quick fix to run without dsp48 | Yann Herklotz | 2019-04-03 | 2 | -2/+3 |
| | |||||
* | Add Vivado module | Yann Herklotz | 2019-04-03 | 2 | -0/+60 |
| | |||||
* | Fix to the logger | Yann Herklotz | 2019-04-03 | 5 | -14/+23 |
| | |||||
* | Large refactor with passing tests | Yann Herklotz | 2019-04-02 | 7 | -0/+731 |