| Commit message (Expand) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| * | Fix for latches in design | Yann Herklotz | 2019-04-04 | 1 | -0/+1 | |
| * | Add verilog modules to equivalence checking | Yann Herklotz | 2019-04-03 | 1 | -1/+1 | |
| * | Add quick fix to run without dsp48 | Yann Herklotz | 2019-04-03 | 2 | -2/+3 | |
| * | Add Vivado module | Yann Herklotz | 2019-04-03 | 2 | -0/+60 | |
| * | Fix to the logger | Yann Herklotz | 2019-04-03 | 5 | -14/+23 | |
| * | Large refactor with passing tests | Yann Herklotz | 2019-04-02 | 7 | -0/+731 | |
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |