aboutsummaryrefslogtreecommitdiffstats
path: root/src/VeriFuzz/Verilog/CodeGen.hs
Commit message (Collapse)AuthorAgeFilesLines
* Add probabilities to generation of expressionsYann Herklotz2019-04-091-1/+1
|
* Add generation of parameters and constant expressionsYann Herklotz2019-04-091-15/+11
|
* Add Parameter type and remove DescriptionYann Herklotz2019-04-091-29/+50
|
* Create Arbitrary moduleYann Herklotz2019-04-081-6/+7
|
* Better formatting for if-statementYann Herklotz2019-04-041-2/+2
|
* Large refactor with passing testsYann Herklotz2019-04-021-0/+293
|
* More restructuringYann Herklotz2019-02-011-276/+0
|
* [Fix #27] Add function to Expr and add Generation typeYann Herklotz2019-02-011-1/+17
|
* [Fix #22] Fix SAT solver equivalence checkingYann Herklotz2019-01-201-1/+7
|
* Prettify filesYann Herklotz2019-01-201-0/+2
|
* Rename moduleId to modIdYann Herklotz2019-01-201-1/+1
|
* Reformat with stylish-haskellYann Herklotz2019-01-191-8/+6
|
* Add hlint changesYann Herklotz2019-01-191-1/+1
|
* Set column to 100Yann Herklotz2019-01-191-33/+15
|
* Add brittany formatting instead of stylish-haskellYann Herklotz2019-01-191-65/+63
|
* Fix all the warningsYann Herklotz2019-01-101-27/+25
|
* Fix warningsYann Herklotz2019-01-101-2/+2
|
* Fix some importsYann Herklotz2019-01-101-53/+14
|
* Rename files out of the moduleYann Herklotz2019-01-101-0/+315