| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Renaming to VeriSmith | Yann Herklotz | 2019-09-04 | 1 | -188/+0 |
| | | |||||
| * | Change name from VeriFuzz to VeriSmith | Yann Herklotz | 2019-08-29 | 1 | -2/+2 |
| | | |||||
| * | Formatting file | Yann Herklotz | 2019-04-03 | 1 | -92/+92 |
| | | |||||
| * | Add emacs mode line to Lex.x | Yann Herklotz | 2019-04-02 | 1 | -0/+1 |
| | | |||||
| * | Large refactor with passing tests | Yann Herklotz | 2019-04-02 | 1 | -0/+187 |
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |