aboutsummaryrefslogtreecommitdiffstats
path: root/src/VeriFuzz/Verilog/Mutate.hs
Commit message (Collapse)AuthorAgeFilesLines
* Remove extra importYann Herklotz2019-02-011-1/+0
|
* [Fix #22] Fix SAT solver equivalence checkingYann Herklotz2019-01-201-1/+23
|
* Prettify filesYann Herklotz2019-01-201-0/+7
|
* Rename moduleId to modIdYann Herklotz2019-01-201-5/+5
|
* Reformat with stylish-haskellYann Herklotz2019-01-191-3/+1
|
* Add hlint changesYann Herklotz2019-01-191-1/+1
|
* Set column to 100Yann Herklotz2019-01-191-26/+7
|
* Add brittany formatting instead of stylish-haskellYann Herklotz2019-01-191-51/+62
|
* Fix all the warningsYann Herklotz2019-01-101-2/+2
|
* Fix documentation errorYann Herklotz2019-01-101-1/+1
|
* Fix warningsYann Herklotz2019-01-101-34/+34
|
* Add render to testYann Herklotz2019-01-101-3/+3
|
* Fix warningsYann Herklotz2019-01-101-1/+1
|
* Rename files out of the moduleYann Herklotz2019-01-101-0/+148