aboutsummaryrefslogtreecommitdiffstats
path: root/src/VeriFuzz/Verilog
Commit message (Expand)AuthorAgeFilesLines
...
* Fix tests and remove Parser tests for nowYann Herklotz2019-04-171-5/+5
* Move declaration of SourceInfoYann Herklotz2019-04-153-8/+27
* Format with brittany and add right modulesYann Herklotz2019-04-152-16/+16
* Add Bit vector instead of using numbersYann Herklotz2019-04-145-163/+141
* Changes to general typesYann Herklotz2019-04-141-95/+86
* Add Eval module to evaluate expressionsYann Herklotz2019-04-141-0/+103
* Add BitVec type to model Verilog bit vectorsYann Herklotz2019-04-141-0/+115
* Fix tests passingYann Herklotz2019-04-132-2/+2
* Remove Arbitrary modelYann Herklotz2019-04-121-226/+0
* Add for loop to designYann Herklotz2019-04-123-45/+130
* Change Port type to include lower boundYann Herklotz2019-04-123-16/+20
* Fix the generation of modules and add initialisationYann Herklotz2019-04-107-90/+204
* Add probabilities to generation of expressionsYann Herklotz2019-04-095-35/+50
* Add generation of parameters and constant expressionsYann Herklotz2019-04-093-22/+60
* Add Parameter type and remove DescriptionYann Herklotz2019-04-098-83/+192
* Create Arbitrary moduleYann Herklotz2019-04-084-212/+232
* Generate flip-flops instead of latchesYann Herklotz2019-04-062-13/+5
* New combine functionYann Herklotz2019-04-041-0/+5
* Fix adding port to state and add everything to outputYann Herklotz2019-04-041-8/+20
* Better formatting for if-statementYann Herklotz2019-04-041-2/+2
* Fix infinite loop in state based generationYann Herklotz2019-04-031-12/+17
* Export Vivado types and fix test failureYann Herklotz2019-04-031-1/+1
* Apply brittany to modified modulesYann Herklotz2019-04-031-6/+8
* Formatting fileYann Herklotz2019-04-031-92/+92
* Add emacs mode line to Lex.xYann Herklotz2019-04-021-0/+1
* Large refactor with passing testsYann Herklotz2019-04-029-0/+2444
* More restructuringYann Herklotz2019-02-014-1081/+0
* Add back Show for testsYann Herklotz2019-02-011-21/+21
* [Fix #28] Add Expression generation with contextYann Herklotz2019-02-011-16/+29
* [Fix #27] Add function to Expr and add Generation typeYann Herklotz2019-02-012-22/+54
* [Fix #24] Small changes and looked at always block outputYann Herklotz2019-02-011-7/+9
* Make code a bit more readableYann Herklotz2019-02-011-1/+2
* Remove extra importYann Herklotz2019-02-011-1/+0
* [Fix #22] Fix SAT solver equivalence checkingYann Herklotz2019-01-203-4/+40
* Prettify filesYann Herklotz2019-01-203-0/+11
* Rename moduleId to modIdYann Herklotz2019-01-204-9/+12
* Reformat with stylish-haskellYann Herklotz2019-01-194-23/+15
* Add hlint changesYann Herklotz2019-01-193-4/+3
* Set column to 100Yann Herklotz2019-01-193-62/+23
* Add brittany formatting instead of stylish-haskellYann Herklotz2019-01-194-162/+230
* Small improvement to stmnt and expr functionYann Herklotz2019-01-191-13/+16
* Swap the exports for the types of the ASTYann Herklotz2019-01-191-2/+2
* Fix all the warningsYann Herklotz2019-01-103-31/+28
* Add documentation in ASTYann Herklotz2019-01-101-15/+28
* Fix documentation errorYann Herklotz2019-01-101-1/+1
* Add explicit exportsYann Herklotz2019-01-101-24/+55
* Fix warningsYann Herklotz2019-01-102-36/+36
* Derive as many properties as possibleYann Herklotz2019-01-101-30/+21
* Fix some importsYann Herklotz2019-01-101-53/+14
* Add render to testYann Herklotz2019-01-101-3/+3