| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Do not run counter example if no rerunner is specified | Yann Herklotz | 2019-12-03 | 1 | -5/+7 |
| | | |||||
| * | Add counter example parsing | Yann Herklotz | 2019-11-10 | 1 | -17/+21 |
| | | |||||
| * | Add data-file installation path | Yann Herklotz | 2019-10-29 | 1 | -3/+3 |
| | | | | | | This removes the need to recursively copy the data directory which will also save on space. | ||||
| * | Rename Sim to Tool | Yann Herklotz | 2019-10-18 | 1 | -0/+127 |
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |