aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Collapse)AuthorAgeFilesLines
* Rename Stmnt to StatementYann Herklotz Grave2019-03-063-37/+37
|
* Hlint suggestionsYann Herklotz Grave2019-03-061-4/+4
|
* Fix positive arbitrary generationYann Herklotz Grave2019-03-061-1/+1
|
* Add more configuration optionsYann Herklotz Grave2019-03-061-6/+54
|
* Run formatting on Config.hsYann Herklotz Grave2019-03-041-6/+12
|
* Create procedural generation for VerilogYann Herklotz Grave2019-03-041-12/+3
|
* Add toml configuration support for probabilitiesYann Herklotz Grave2019-03-042-0/+59
|
* Fix all the warnings and fix buildingYann Herklotz Grave2019-03-031-10/+15
|
* Add transformers and procedural generationYann Herklotz Grave2019-03-034-24/+100
|
* Add .gitAttributesYann Herklotz Grave2019-03-031-1/+1
|
* Add applicative instance and Expr reductionYann Herklotz Grave2019-03-021-20/+48
|
* Some formattingYann Herklotz Grave2019-03-011-4/+4
|
* Add better reduction with custom typeYann Herklotz Grave2019-03-011-48/+73
|
* Add lens to access main module in SourceInfoYann Herklotz Grave2019-03-013-7/+23
|
* Lint fixYann Herklotz Grave2019-03-011-1/+1
|
* [Fix #35] Add reducer that tries and reduce Verilog given a runYann Herklotz Grave2019-03-011-24/+94
|
* [Fix #38] Fix parser to correctly identify input and output portsYann Herklotz Grave2019-03-011-2/+13
|
* Add general function to mutationsYann Herklotz Grave2019-03-011-1/+7
|
* [Fix #37] Fix types in the simulator with more general functionsYann Herklotz Grave2019-03-013-55/+63
|
* Add missing modules to Internal moduleYann Herklotz Grave2019-03-011-1/+3
|
* Add Simulation and Synthesis environmentsYann Herklotz Grave2019-03-011-12/+31
|
* Fix indentationYann Herklotz Grave2019-03-011-19/+22
|
* Fix warnings in ASTGen and make it more generalYann Herklotz Grave2019-03-011-11/+9
|
* [Fix #34, Fix #36] Add Ord instance to ASTYann Herklotz Grave2019-03-011-49/+60
|
* Fixing exports and imports in main libraryYann Herklotz Grave2019-03-011-13/+29
|
* Applying stylish-haskellYann Herklotz Grave2019-03-012-15/+13
|
* Moving general simulator options into InternalYann Herklotz Grave2019-03-013-150/+173
|
* Add documentation to main VeriFuzz moduleYann Herklotz Grave2019-02-261-0/+11
|
* Add Ord to AST and fix reduction functionYann Herklotz Grave2019-02-262-24/+26
|
* Add recursive reduce callYann Herklotz Grave2019-02-252-6/+35
|
* Reformat using brittanyYann Herklotz Grave2019-02-2514-88/+187
|
* Indent by 4Yann Herklotz Grave2019-02-1717-694/+699
|
* Brittany formattingYann Herklotz Grave2019-02-1716-231/+347
|
* Add Parser to Main.hsYann Herklotz Grave2019-02-171-1/+5
|
* Fix example in documentationYann Herklotz Grave2019-02-161-1/+1
|
* Fix CodeGen bug and add more property testsYann Herklotz Grave2019-02-162-2/+2
|
* Fix to parserYann Herklotz Grave2019-02-162-44/+39
|
* Fix lint errorsYann Herklotz Grave2019-02-161-4/+3
|
* Change to Parsec and add LexerYann Herklotz Grave2019-02-163-64/+280
|
* Change Port type, adding signed infoYann Herklotz Grave2019-02-166-33/+47
|
* Fix lint errorsYann Herklotz Grave2019-02-163-10/+9
|
* Add export listsYann Herklotz Grave2019-02-165-24/+41
|
* Fix warnings for -WallYann Herklotz Grave2019-02-161-2/+0
|
* Add Parser to libraryYann Herklotz Grave2019-02-161-0/+2
|
* Add number parsingYann Herklotz Grave2019-02-161-8/+37
|
* Add expression parsingYann Herklotz Grave2019-02-151-75/+96
|
* Take out non synthesisable comparisonYann Herklotz Grave2019-02-151-2/+2
|
* Fix all warningsYann Herklotz Grave2019-02-153-7/+9
|
* Add expression to parserYann Herklotz Grave2019-02-131-4/+111
|
* Fix parser build errorsv0.1.1.0Yann Herklotz Grave2019-02-111-1/+1
|