Commit message (Expand) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
* | Update simulator with Result type | Yann Herklotz | 2019-04-17 | 5 | -61/+111 | |
* | Add Fuzzer and implement it with the result type | Yann Herklotz | 2019-04-17 | 1 | -35/+26 | |
* | Move Reduce file | Yann Herklotz | 2019-04-17 | 1 | -2/+2 | |
* | Add Result type | Yann Herklotz | 2019-04-17 | 1 | -0/+101 | |
* | Move declaration of SourceInfo | Yann Herklotz | 2019-04-15 | 12 | -35/+39 | |
* | Format with brittany and add right modules | Yann Herklotz | 2019-04-15 | 4 | -18/+19 | |
* | Remove non existant exports | Yann Herklotz | 2019-04-15 | 1 | -6/+1 | |
* | Fix warnings | Yann Herklotz | 2019-04-15 | 1 | -9/+14 | |
* | Rename Synthesisor -> Synthesiser | Yann Herklotz | 2019-04-15 | 5 | -13/+13 | |
* | Replace Env by Fuzz | Yann Herklotz | 2019-04-15 | 2 | -58/+113 | |
* | Some changes to recursion schemes | Yann Herklotz | 2019-04-14 | 1 | -18/+4 | |
* | Remove blocking assignment from Generation | Yann Herklotz | 2019-04-14 | 1 | -1/+1 | |
* | Change port declarations in Reduce | Yann Herklotz | 2019-04-14 | 1 | -4/+4 | |
* | Print out local time | Yann Herklotz | 2019-04-14 | 1 | -2/+5 | |
* | Add bit vector to Icarus simulation | Yann Herklotz | 2019-04-14 | 1 | -1/+6 | |
* | Add Bit vector instead of using numbers | Yann Herklotz | 2019-04-14 | 6 | -184/+142 | |
* | Changes to general types | Yann Herklotz | 2019-04-14 | 4 | -99/+90 | |
* | Add Eval module to evaluate expressions | Yann Herklotz | 2019-04-14 | 1 | -0/+103 | |
* | Add BitVec type to model Verilog bit vectors | Yann Herklotz | 2019-04-14 | 1 | -0/+115 | |
* | Add Quartus implementation | Yann Herklotz | 2019-04-14 | 1 | -0/+52 | |
* | Merge branch 'docs' | Yann Herklotz | 2019-04-13 | 2 | -0/+12 | |
|\ | ||||||
| * | Add partial documentation | Yann Herklotz | 2019-04-07 | 2 | -0/+12 | |
* | | Fix tests passing | Yann Herklotz | 2019-04-13 | 2 | -2/+2 | |
* | | Add recursion schemes implementation | Yann Herklotz | 2019-04-13 | 1 | -0/+84 | |
* | | Remove Arbitrary model | Yann Herklotz | 2019-04-12 | 1 | -226/+0 | |
* | | Add for loop to design | Yann Herklotz | 2019-04-12 | 4 | -46/+135 | |
* | | Change Port type to include lower bound | Yann Herklotz | 2019-04-12 | 6 | -25/+24 | |
* | | Fix the generation of modules and add initialisation | Yann Herklotz | 2019-04-10 | 14 | -169/+289 | |
* | | Add probabilities to generation of expressions | Yann Herklotz | 2019-04-09 | 7 | -37/+51 | |
* | | Add generation of parameters and constant expressions | Yann Herklotz | 2019-04-09 | 3 | -22/+60 | |
* | | Add more configuration options | Yann Herklotz | 2019-04-09 | 1 | -31/+125 | |
* | | Add Parameter type and remove Description | Yann Herklotz | 2019-04-09 | 15 | -95/+204 | |
* | | Create Arbitrary module | Yann Herklotz | 2019-04-08 | 5 | -213/+234 | |
|/ | ||||||
* | Generate flip-flops instead of latches | Yann Herklotz | 2019-04-06 | 3 | -14/+5 | |
* | New combine function | Yann Herklotz | 2019-04-04 | 1 | -0/+5 | |
* | Fix adding port to state and add everything to output | Yann Herklotz | 2019-04-04 | 1 | -8/+20 | |
* | Better formatting for if-statement | Yann Herklotz | 2019-04-04 | 1 | -2/+2 | |
* | Reorganise runEquivalence | Yann Herklotz | 2019-04-04 | 1 | -5/+10 | |
* | Fix for latches in design | Yann Herklotz | 2019-04-04 | 1 | -0/+1 | |
* | Add verilog modules to equivalence checking | Yann Herklotz | 2019-04-03 | 1 | -1/+1 | |
* | Fix infinite loop in state based generation | Yann Herklotz | 2019-04-03 | 2 | -13/+18 | |
* | Generate Verilog instead of ModDecl | Yann Herklotz | 2019-04-03 | 1 | -2/+2 | |
* | Add quick fix to run without dsp48 | Yann Herklotz | 2019-04-03 | 2 | -2/+3 | |
* | Export Vivado types and fix test failure | Yann Herklotz | 2019-04-03 | 3 | -6/+10 | |
* | Apply brittany to modified modules | Yann Herklotz | 2019-04-03 | 2 | -12/+19 | |
* | Add Vivado module | Yann Herklotz | 2019-04-03 | 2 | -0/+60 | |
* | Fix to the logger | Yann Herklotz | 2019-04-03 | 5 | -14/+23 | |
* | Formatting file | Yann Herklotz | 2019-04-03 | 1 | -92/+92 | |
* | Add emacs mode line to Lex.x | Yann Herklotz | 2019-04-02 | 1 | -0/+1 | |
* | Large refactor with passing tests | Yann Herklotz | 2019-04-02 | 26 | -256/+503 |