.gitignore - verismith - Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.

about summary refs log tree commit diff stats

path: root/.gitignore

blob: c60524f9ec610ce72fb580cf6dbccc311ade227a (plain)

# Files
TAGS
*.jou
*.log
*~
cabal.project.local

# Folders
.stack-work
.shelly
failed
output*
.ghc*
dist*