.gitignore - verismith - Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.

about summary refs log tree commit diff stats

path: root/.gitignore

blob: 6183d7243a82c5ae090375d90a84717a5cf99548 (plain)

# Files
TAGS
*.jou
*.log

# Folders
.stack-work
.shelly
failed
output*
.ghc*
cabal.project.local
dist*