| Mode | Name | Size | |
|---|---|---|---|
| -rw-r--r-- | ASTGen.hs | 2626 | logstatsplain |
| -rw-r--r-- | CodeGen.hs | 1869 | logstatsplain |
| -rw-r--r-- | Random.hs | 2023 | logstatsplain |
| -rw-r--r-- | RandomAlt.hs | 948 | logstatsplain |
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |