blob: 1c8f44ad8efd9147ab955f0b86c13bd4745150c0 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
|
{-|
Module : Test.VeriFuzz.Mutation
Description : Functions to mutate the Verilog AST.
Copyright : (c) Yann Herklotz Grave 2018
License : GPL-3
Maintainer : ymherklotz@gmail.com
Stability : experimental
Portability : POSIX
Functions to mutate the Verilog AST from "Test.VeriFuzz.VerilogAST" to generate
more random patterns, such as nesting wires instead of creating new ones.
-}
module Test.VeriFuzz.Mutate where
import Test.VeriFuzz.VerilogAST
nestId :: ModuleDecl -> Identifier -> ModuleDecl
nestId mod id = (error "FIXME: nestId")
|