blob: e910d4d97eefa3fee6ed7c8aadf0609e06bacb80 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
|
{-|
Module : Test.VeriFuzz.Verilog
Description : The main verilog module with the syntax and code generation.
Copyright : (c) Yann Herklotz Grave 2018
License : GPL-3
Maintainer : ymherklotz@gmail.com
Stability : experimental
Portability : POSIX
The main verilog module with the syntax and code generation.
-}
module Test.VeriFuzz.Verilog
( -- * AST
module Test.VeriFuzz.Verilog.AST
-- * Code Generation
, module Test.VeriFuzz.Verilog.CodeGen
-- * Verilog mutations
, module Test.VeriFuzz.Verilog.Mutate
) where
import Test.VeriFuzz.Verilog.AST
import Test.VeriFuzz.Verilog.CodeGen
import Test.VeriFuzz.Verilog.Mutate
|