index
:
verismith
dev/distance
dev/reducer
develop
feature/hashmap
feature/ignored-constructs
feature/nondeterminism
feature/update-dependencies
fix/remove-DRBG
master
Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
Test
/
VeriFuzz
/
Verilog
Mode
Name
Size
-rw-r--r--
AST.hs
10440
log
stats
plain
-rw-r--r--
Arbitrary.hs
4917
log
stats
plain
-rw-r--r--
CodeGen.hs
9147
log
stats
plain
-rw-r--r--
Helpers.hs
1903
log
stats
plain
-rw-r--r--
Mutate.hs
4212
log
stats
plain