index
:
verismith
dev/distance
dev/reducer
develop
feature/hashmap
feature/ignored-constructs
feature/nondeterminism
feature/update-dependencies
fix/remove-DRBG
master
Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
Test
/
VeriFuzz
Mode
Name
Size
-rw-r--r--
CodeGen.hs
2018
log
stats
plain
d---------
Graph
75
log
stats
plain
d---------
Internal
37
log
stats
plain
-rw-r--r--
Types.hs
528
log
stats
plain
-rw-r--r--
VerilogAST.hs
4422
log
stats
plain