| Mode | Name | Size | |
|---|---|---|---|
| -rw-r--r-- | ASTGen.hs | 2535 | logstatsplain |
| -rw-r--r-- | CodeGen.hs | 1804 | logstatsplain |
| -rw-r--r-- | Random.hs | 2016 | logstatsplain |
| -rw-r--r-- | RandomAlt.hs | 873 | logstatsplain |
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |