| Mode | Name | Size | |
|---|---|---|---|
| -rw-r--r-- | Icarus.hs | 5554 | logstatsplain |
| -rw-r--r-- | Identity.hs | 1500 | logstatsplain |
| -rw-r--r-- | Internal.hs | 6511 | logstatsplain |
| -rw-r--r-- | Quartus.hs | 2376 | logstatsplain |
| -rw-r--r-- | Template.hs | 3495 | logstatsplain |
| -rw-r--r-- | Vivado.hs | 2121 | logstatsplain |
| -rw-r--r-- | XST.hs | 2275 | logstatsplain |
| -rw-r--r-- | Yosys.hs | 3646 | logstatsplain |
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |