| Mode | Name | Size | |
|---|---|---|---|
| -rw-r--r-- | Icarus.hs | 5952 | logstatsplain |
| -rw-r--r-- | Identity.hs | 1501 | logstatsplain |
| -rw-r--r-- | Internal.hs | 6512 | logstatsplain |
| -rw-r--r-- | Quartus.hs | 2377 | logstatsplain |
| -rw-r--r-- | Template.hs | 3496 | logstatsplain |
| -rw-r--r-- | Vivado.hs | 2122 | logstatsplain |
| -rw-r--r-- | XST.hs | 2276 | logstatsplain |
| -rw-r--r-- | Yosys.hs | 3647 | logstatsplain |
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |