| Mode | Name | Size | |
|---|---|---|---|
| -rw-r--r-- | Icarus.hs | 3653 | logstatsplain |
| -rw-r--r-- | Internal.hs | 3237 | logstatsplain |
| -rw-r--r-- | Quartus.hs | 1617 | logstatsplain |
| -rw-r--r-- | Reduce.hs | 5289 | logstatsplain |
| -rw-r--r-- | Template.hs | 3192 | logstatsplain |
| -rw-r--r-- | Vivado.hs | 1423 | logstatsplain |
| -rw-r--r-- | XST.hs | 1842 | logstatsplain |
| -rw-r--r-- | Yosys.hs | 2944 | logstatsplain |
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |