aboutsummaryrefslogtreecommitdiffstats
path: root/src/VeriFuzz/Simulator/Icarus.hs
blob: 4782585530a36a295f9b42e5be722018f6d97dd7 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
{-|
Module      : VeriFuzz.Simulator.Icarus
Description : Icarus verilog module.
Copyright   : (c) 2018-2019, Yann Herklotz Grave
License     : BSD-3
Maintainer  : ymherklotz [at] gmail [dot] com
Stability   : experimental
Portability : POSIX

Icarus verilog module.
-}

module VeriFuzz.Simulator.Icarus where

import           Control.Lens
import           Data.ByteString            (ByteString)
import qualified Data.ByteString            as B
import           Data.Foldable              (fold)
import           Data.Hashable
import           Data.List                  (transpose)
import           Prelude                    hiding (FilePath)
import           Shelly
import           VeriFuzz.Simulator.General
import           VeriFuzz.Verilog

data Icarus = Icarus { icarusPath :: FilePath
                     , vvpPath    :: FilePath
                     }

instance Simulator Icarus where
  toText _ = "iverilog"

instance Simulate Icarus where
  runSim = runSimIcarus

defaultIcarus :: Icarus
defaultIcarus = Icarus "iverilog" "vvp"

addDisplay :: [Stmnt] -> [Stmnt]
addDisplay s = concat $ transpose
  [s, replicate l $ TimeCtrl 1 Nothing, replicate l . SysTaskEnable $ Task "display" ["%h", Id "y"]]
  where l = length s

assignFunc :: [Port] -> ByteString -> Stmnt
assignFunc inp bs = NonBlockAssign . Assign conc Nothing . Number (B.length bs * 4) $ bsToI bs
  where conc = RegConcat (portToExpr <$> inp)

runSimIcarus :: Icarus -> ModDecl -> [ByteString] -> Sh Int
runSimIcarus sim m bss = do
  let tb = ModDecl
        "main"
        []
        []
        [ Initial
          $  fold (addDisplay $ assignFunc (m ^. modInPorts) <$> bss)
          <> (SysTaskEnable $ Task "finish" [])
        ]
  let newtb     = instantiateMod m tb
  let modWithTb = VerilogSrc $ Description <$> [newtb, m]
  writefile "main.v" $ genSource modWithTb
  run_ (icarusPath sim) ["-o", "main", "main.v"]
  hash <$> run (vvpPath sim) ["main"]