blob: 4e8ed228cd73b40a35fc485c92fe8850993a3bd2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
|
{-|
Module : VeriFuzz.Verilog
Description : The main verilog module with the syntax and code generation.
Copyright : (c) 2018-2019, Yann Herklotz Grave
License : BSD-3
Maintainer : ymherklotz [at] gmail [dot] com
Stability : experimental
Portability : POSIX
The main verilog module with the syntax and code generation.
-}
module VeriFuzz.Verilog
( -- * AST
module VeriFuzz.Verilog.AST
-- * Code Generation
, module VeriFuzz.Verilog.CodeGen
-- * Verilog mutations
, module VeriFuzz.Verilog.Mutate
, module VeriFuzz.Verilog.Helpers
) where
import VeriFuzz.Verilog.AST
import VeriFuzz.Verilog.CodeGen
import VeriFuzz.Verilog.Helpers
import VeriFuzz.Verilog.Mutate
|