index
:
verismith
dev/distance
dev/reducer
develop
feature/hashmap
feature/ignored-constructs
feature/nondeterminism
feature/update-dependencies
fix/remove-DRBG
master
Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
test
/
doctest.json
blob: d6f5cae883302f757158a3934d286ccffa765dc6 (
plain
)
1
2
3
4
5
{
"ignore"
:
[]
,
"sourceFolders"
:
[
"src"
]
,
"doctestOptions"
:
[
"-XOverloadedStrings"
]
}