diff options
author | zedarider <ymherklotz@gmail.com> | 2016-10-17 20:05:54 +0100 |
---|---|---|
committer | zedarider <ymherklotz@gmail.com> | 2016-10-17 20:05:54 +0100 |
commit | 8e8aee436fdd03c7700030d8e0f5826aea0572ec (patch) | |
tree | 85de316ca6a66b259312b3820133757883ee934e /src/ymh15/test_mips_ymh15.hpp | |
parent | 59a98c0d25c5c71e86c36399b9ad9ef60b957bdf (diff) | |
download | MipsCPU-8e8aee436fdd03c7700030d8e0f5826aea0572ec.tar.gz MipsCPU-8e8aee436fdd03c7700030d8e0f5826aea0572ec.zip |
added bitwise operators
Diffstat (limited to 'src/ymh15/test_mips_ymh15.hpp')
-rw-r--r-- | src/ymh15/test_mips_ymh15.hpp | 9 |
1 files changed, 9 insertions, 0 deletions
diff --git a/src/ymh15/test_mips_ymh15.hpp b/src/ymh15/test_mips_ymh15.hpp index 7b85ca4..60004f1 100644 --- a/src/ymh15/test_mips_ymh15.hpp +++ b/src/ymh15/test_mips_ymh15.hpp @@ -5,6 +5,14 @@ #include <cstdlib> #include <ctime> +#define ADD 0x20 +#define ADDU 0x21 +#define SUB 0x22 +#define SUBU 0x23 +#define AND 0x24 +#define OR 0x25 +#define XOR 0x26 + uint32_t gen_instruction(uint32_t src1, uint32_t src2, uint32_t dest, uint32_t shift, uint32_t function); uint32_t gen_instruction(uint32_t opcode, uint32_t src, uint32_t dest, @@ -13,5 +21,6 @@ uint32_t gen_instruction(uint32_t opcode, uint32_t memory); uint32_t change_endianness(uint32_t inst); int test_add(mips_mem_h ram, mips_cpu_h cpu, uint32_t type, uint32_t max, uint8_t value, unsigned i_t); +int test_bitwise(mips_mem_h ram, mips_cpu_h cpu, uint8_t op); #endif // TEST_MIPS_YMH15_H |