aboutsummaryrefslogtreecommitdiffstats
path: root/riscV
diff options
context:
space:
mode:
authorXavier Leroy <xavier.leroy@college-de-france.fr>2021-06-10 09:52:47 +0200
committerXavier Leroy <xavier.leroy@college-de-france.fr>2021-08-22 13:22:37 +0200
commite9f40aaca38ba81f3e9e5c0a5e03de9fa074d838 (patch)
tree3c0fb02295c22135786f8633613bd8320472c37a /riscV
parent4fe221a26400fcf1aaca74889afffa5d01897b13 (diff)
downloadcompcert-kvx-e9f40aaca38ba81f3e9e5c0a5e03de9fa074d838.tar.gz
compcert-kvx-e9f40aaca38ba81f3e9e5c0a5e03de9fa074d838.zip
Int.sign_ext_shr_shl: weaker hypothesis
Works also for sign_ext 32. ARM, RISC-V: adapt Asmgenproof1 accordingly
Diffstat (limited to 'riscV')
-rw-r--r--riscV/Asmgenproof1.v4
1 files changed, 2 insertions, 2 deletions
diff --git a/riscV/Asmgenproof1.v b/riscV/Asmgenproof1.v
index 8195ce44..af53754e 100644
--- a/riscV/Asmgenproof1.v
+++ b/riscV/Asmgenproof1.v
@@ -1010,14 +1010,14 @@ Opaque Int.eq.
split; intros; Simpl.
assert (A: Int.ltu (Int.repr 24) Int.iwordsize = true) by auto.
destruct (rs x0); auto; simpl. rewrite A; simpl. rewrite A.
- apply Val.lessdef_same. f_equal. apply Int.sign_ext_shr_shl. split; reflexivity.
+ apply Val.lessdef_same. f_equal. apply Int.sign_ext_shr_shl. compute; intuition congruence.
- (* cast16signed *)
econstructor; split.
eapply exec_straight_two. simpl;eauto. simpl;eauto. auto. auto.
split; intros; Simpl.
assert (A: Int.ltu (Int.repr 16) Int.iwordsize = true) by auto.
destruct (rs x0); auto; simpl. rewrite A; simpl. rewrite A.
- apply Val.lessdef_same. f_equal. apply Int.sign_ext_shr_shl. split; reflexivity.
+ apply Val.lessdef_same. f_equal. apply Int.sign_ext_shr_shl. compute; intuition congruence.
- (* addimm *)
exploit (opimm32_correct Paddw Paddiw Val.add); auto. instantiate (1 := x0); eauto with asmgen.
intros (rs' & A & B & C).