Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | no need for this to be in two_address_op | David Monniaux | 2019-04-06 | 1 | -1/+1 |
* | reinstated the orl selectl construct | David Monniaux | 2019-04-05 | 2 | -10/+7 |
* | Oselectf, Oselectfs with condition | David Monniaux | 2019-04-05 | 7 | -123/+323 |
* | Merge remote-tracking branch 'origin/mppa-work' into mppa-ternary | David Monniaux | 2019-04-05 | 1 | -1/+1 |
|\ | |||||
| * | Possible fix pour l'issue #82 (mauvais calcul de taille de bundle pour les st... | Cyril SIX | 2019-04-05 | 1 | -1/+1 |
* | | selectl with condition | David Monniaux | 2019-04-05 | 7 | -64/+171 |
* | | Select cmplu | David Monniaux | 2019-04-05 | 2 | -1/+32 |
* | | select cmpu | David Monniaux | 2019-04-05 | 7 | -5/+60 |
* | | factor out some proofs | David Monniaux | 2019-04-05 | 1 | -6/+3 |
* | | some more Oselect comparisons | David Monniaux | 2019-04-04 | 2 | -1/+14 |
* | | Merge remote-tracking branch 'origin/mppa-work' into mppa-ternary | David Monniaux | 2019-04-04 | 2 | -352/+187 |
|\| | |||||
| * | Refactorisation de forward_simu_basic | Cyril SIX | 2019-04-04 | 1 | -102/+55 |
| * | refactorized forward_simu_control | Cyril SIX | 2019-04-04 | 1 | -107/+67 |
| * | Refactorisation de forward_simu_par_control | Cyril SIX | 2019-04-04 | 1 | -141/+63 |
| * | Erreur idiote dans les latences ? | Cyril SIX | 2019-04-04 | 1 | -2/+2 |
* | | ternary ops work on (unsigned/signed) int with test on signed int | David Monniaux | 2019-04-04 | 1 | -3/+3 |
* | | more on select | David Monniaux | 2019-04-04 | 1 | -0/+5 |
* | | Oselect | David Monniaux | 2019-04-04 | 2 | -5/+16 |
* | | progress on Oselect | David Monniaux | 2019-04-04 | 1 | -19/+35 |
* | | select_sound | David Monniaux | 2019-04-04 | 3 | -38/+102 |
* | | some more progress on select | David Monniaux | 2019-04-04 | 4 | -59/+84 |
* | | progressing on select | David Monniaux | 2019-04-04 | 2 | -17/+11 |
* | | working on select | David Monniaux | 2019-04-04 | 1 | -3/+24 |
* | | working on select | David Monniaux | 2019-04-04 | 1 | -28/+58 |
* | | prepare for conditions in cmove | David Monniaux | 2019-04-04 | 4 | -19/+34 |
* | | ternary ops for float/double | David Monniaux | 2019-04-03 | 3 | -2/+72 |
* | | for floats and doubles, asmgen support | David Monniaux | 2019-04-03 | 3 | -15/+92 |
* | | ternary ops in AES and TEA | David Monniaux | 2019-04-03 | 4 | -8/+9 |
* | | problem in ValueAOp | David Monniaux | 2019-04-03 | 4 | -9/+12 |
* | | Merge remote-tracking branch 'origin/mppa-work' into mppa-ternary | David Monniaux | 2019-04-03 | 30 | -2245/+1299 |
|\| | |||||
| * | Merge remote-tracking branch 'origin/mppa_k1c' into mppa-work | Cyril SIX | 2019-04-03 | 14 | -1456/+421 |
| |\ | |||||
| | * | robustness of Asmblockdeps.*op_eq | Sylvain Boulmé | 2019-04-02 | 1 | -27/+38 |
| | * | comment on Asmblockdeps.is_constant | Sylvain Boulmé | 2019-04-02 | 1 | -9/+12 |
| | * | Impure: improved iandb + struct_eq | Sylvain Boulmé | 2019-04-01 | 3 | -34/+28 |
| | * | renommage abstractbb: Name -> PReg | Sylvain Boulmé | 2019-04-01 | 5 | -32/+32 |
| | * | renommages abstract_bb | Sylvain Boulmé | 2019-04-01 | 5 | -156/+156 |
| | * | petite factorisation de preuve | Sylvain Boulmé | 2019-04-01 | 1 | -69/+59 |
| | * | minor simpl | Sylvain Boulmé | 2019-04-01 | 1 | -8/+14 |
| | * | simpler parexec_wio_bblock_aux | Sylvain Boulmé | 2019-04-01 | 2 | -3/+2 |
| | * | cleaning Asmvliw semantics | Sylvain Boulmé | 2019-04-01 | 4 | -42/+73 |
| | * | delete useless DepExample* files | Sylvain Boulmé | 2019-04-01 | 4 | -1051/+0 |
| * | | Load/Store reg-reg are now proven everywhere | Cyril SIX | 2019-04-03 | 2 | -92/+68 |
| * | | Preuve des load/store registre registre. Reste des modifs mineures dans les p... | Cyril SIX | 2019-04-03 | 6 | -77/+196 |
| * | | Preuve du transl_load et transl_store registre offset | Cyril SIX | 2019-04-03 | 2 | -30/+89 |
| * | | We now generate load/store with 3 registers (ld rd rs1[rs2]), proofs admitted | Cyril SIX | 2019-04-03 | 3 | -494/+51 |
| * | | Small refactoring and renaming of Stores and Loads | Cyril SIX | 2019-04-03 | 3 | -70/+50 |
| * | | Added definition of PLoadRRR and PStoreRRR - no Asmblockgen generation yet | Cyril SIX | 2019-04-02 | 10 | -205/+417 |
| * | | Started to add addressing with register + register, Mach -> Asm not done yet | Cyril SIX | 2019-04-01 | 5 | -3/+12 |
| * | | Using fixedd.rz in longofsingle instead of i64_dtos | Cyril SIX | 2019-04-01 | 2 | -8/+13 |
| |/ | |||||
| * | fix for jump tablesv3.5_k1c_1.0 | David Monniaux | 2019-03-30 | 1 | -14/+18 |