aboutsummaryrefslogtreecommitdiffstats
path: root/riscV/OpWeights.ml
Commit message (Expand)AuthorAgeFilesLines
* test opweights remLéo Gourdin2021-09-151-4/+2
* Merge branch 'kvx-work' of gricad-gitlab.univ-grenoble-alpes.fr:sixcy/CompCer...Léo Gourdin2021-09-131-2/+2
|\
| * rocket is default choiceDavid Monniaux2021-09-101-1/+1
| * option compatible avec gccDavid Monniaux2021-09-101-1/+1
* | update weights FU74...Léo Gourdin2021-09-131-2/+2
|/
* new weights for FU74Léo Gourdin2021-09-101-1/+140
* adding mayundef resource_bounds (not changing perfs)Léo Gourdin2021-06-251-1/+2
* bugfixLéo Gourdin2021-04-081-0/+1
* Adding more expansions, improving miniCSE, and tuning prepassLéo Gourdin2021-03-261-172/+162
* [Admitted checker] Duplicating Asm Ceq/Cne and draft checker proofLéo Gourdin2021-02-111-0/+4
* Merge remote-tracking branch 'origin/CompCert_RTLpath_simuX' into riscv-workLéo Gourdin2021-02-081-1/+1
|\
| * fix OpWeightsDavid Monniaux2021-01-301-1/+1
* | cond and branches expandedLéo Gourdin2021-02-061-1/+13
|/
* allow changing the target coreDavid Monniaux2020-10-221-120/+159
* attempt at modeling RocketDavid Monniaux2020-10-221-0/+83
* so that all architectures compileDavid Monniaux2020-10-021-8/+15
* wrong resourcesDavid Monniaux2020-09-181-1/+1
* EH1 schedulingDavid Monniaux2020-09-181-5/+18
* bogus OpWeights for Risc-VDavid Monniaux2020-09-181-0/+19