aboutsummaryrefslogtreecommitdiffstats
path: root/scheduling
Commit message (Collapse)AuthorAgeFilesLines
* Add option to set thresold and support for riscvnicolas.nardino2021-06-171-2/+7
|
* Now working, tests show a decrease in spillagenicolas.nardino2021-06-162-59/+61
| | | | | Should still find a proper way to treat the case mentioned in earlier commits
* kinda fixednicolas.nardino2021-06-152-25/+57
| | | | | | | | Spills are definitely reduced, but lots of arbitrary in there: See previous commit: need to determine what to do if pressure is too high but no schedulable instruction can reduce it. For now, advance time for at most 5 cycles, if still no suitable instruction, go back to CSP
* fixingnicolas.nardino2021-06-153-23/+109
| | | | | Still need to find what to do when pressure is high but there are no instructions available that decrease it
* was very wrong, fixingnicolas.nardino2021-06-143-15/+72
|
* scheduler written, need to test nownicolas.nardino2021-06-141-17/+67
|
* work on the schedulernicolas.nardino2021-06-122-40/+110
|
* Work on new schedluernicolas.nardino2021-06-103-11/+101
| | | | | | Renamed a test file, wrote function to compute pressure deltas, Still need to pass the info in some way; beginning of the actual scheduler function
* Fix RTLpathScheduleraux.get_live_regs_entrynicolas.nardino2021-06-081-2/+3
|
* Add some testsnicolas.nardino2021-06-081-1/+1
|
* Adding debug infonicolas.nardino2021-06-061-42/+53
|
* Fixing scope error, and non-exhaustive pattern matchingnicolas.nardino2021-06-061-5/+6
|
* function written, now needs testingnicolas.nardino2021-06-051-10/+40
|
* computing live regs at sb entry from its live output regsnicolas.nardino2021-06-041-3/+21
|
* Passing info of live regs to scheduler: beginningnicolas.nardino2021-06-043-1/+13
|
* Merge remote-tracking branch 'origin/kvx-work' into merge_master_8.13.1Cyril SIX2021-06-017-31/+24
|\
| * Compatibilité Coq 8.13David Monniaux2021-04-283-8/+3
| |
| * Merge remote-tracking branch 'origin/manuscript' into kvx-worksubmission_OOPSLA2021_AARCH64_KVXCyril SIX2021-04-131-14/+16
| |\
| | * Code simplification of get_path_map (no functionality change)Cyril SIX2021-01-261-14/+16
| | |
| * | Remove flagsLéo Gourdin2021-04-091-3/+1
| | |
| * | Important commit on expansions' mini CSE, and a draft for addptrofsLéo Gourdin2021-04-062-5/+2
| | |
| * | Remove first nop when doing expansionLéo Gourdin2021-03-211-0/+1
| | |
| * | Merge remote-tracking branch 'origin/riscv-work' into riscv-work-fpinit-stillexpLéo Gourdin2021-03-062-5/+5
| |\ \
| | * | Adding a mini CSE pass in the expansion oracleLéo Gourdin2021-03-062-4/+5
| | | |
| * | | Adding fp init expansionsLéo Gourdin2021-03-021-3/+3
| | | |
| * | | [Admitted checker] Oracle expansion for float/float32 constant initLéo Gourdin2021-03-022-4/+4
| |/ /
* / / replacing omega with lia in some fileLéo Gourdin2021-03-294-39/+43
|/ /
* | fix ci ?Léo Gourdin2021-03-021-1/+1
| |
* | Try to save values in virtual registers during expansionLéo Gourdin2021-03-011-1/+1
| |
* | Proofs finished for expansionLéo Gourdin2021-03-011-22/+6
| |
* | Debugging fake values finishedLéo Gourdin2021-03-011-10/+19
| |
* | proof of fsval_proj_correctSylvain Boulmé2021-03-011-7/+27
| |
* | Merge remote-tracking branch 'origin/riscv-work-rules' into riscv-workLéo Gourdin2021-03-011-4/+4
|\ \
| * | bug fix ?Sylvain Boulmé2021-03-011-4/+4
| | |
* | | Proof of fsval condition cmp okLéo Gourdin2021-03-011-968/+18
| | |
* | | [Admitted checker] Some more proof, version with buggy addirw0Léo Gourdin2021-02-251-18/+2
| | |
* | | some more proof for fake hsval checker expansionsLéo Gourdin2021-02-251-324/+1
| | |
* | | [Intermediate] Adding fake hsval for Ccomp expansionLéo Gourdin2021-02-232-164/+68
| | |
* | | Fix importsLéo Gourdin2021-02-231-1/+1
| | |
* | | Merge remote-tracking branch 'origin/riscv-work-rules' into riscv-workLéo Gourdin2021-02-236-79/+202
|\| |
| * | Merge branch 'riscv-work-rules' of ↵Léo Gourdin2021-02-231-2/+52
| |\ \ | | | | | | | | | | | | gricad-gitlab.univ-grenoble-alpes.fr:sixcy/CompCert into riscv-work-rules
| | * | add target_cbranch_expanseSylvain Boulmé2021-02-231-2/+52
| | | |
| * | | Separate target_op_simplify for riscVLéo Gourdin2021-02-231-19/+2
| |/ /
| * | fix commentsSylvain Boulmé2021-02-231-2/+5
| | |
| * | starting an interface for target rewriting rules.Sylvain Boulmé2021-02-231-9/+130
| | |
| * | improved pre_output_regsSylvain Boulmé2021-02-221-5/+8
| | |
| * | a bit more cleaningSylvain Boulmé2021-02-225-44/+21
| | |
| * | quick fixcommentsLéo Gourdin2021-02-161-4/+1
| | |
* | | others case for ccompimmLéo Gourdin2021-02-231-53/+51
| | |
* | | Some more proofs on branch expansion, using make_immed32_soundLéo Gourdin2021-02-231-59/+221
| | |
generated by cgit (git 2.34.1) at 2024-07-07 02:49:54 +0000