index
:
compcert-kvx
CPP22_if_lifting
CPP22_main
master
patched_for_velus
riscV-cmov
ssa
vericert
vericert-kvx
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
scheduling
Commit message (
Expand
)
Author
Age
Files
Lines
*
add target_cbranch_expanse
Sylvain Boulmé
2021-02-23
1
-2
/
+52
*
fix comments
Sylvain Boulmé
2021-02-23
1
-2
/
+5
*
starting an interface for target rewriting rules.
Sylvain Boulmé
2021-02-23
1
-9
/
+130
*
improved pre_output_regs
Sylvain Boulmé
2021-02-22
1
-5
/
+8
*
a bit more cleaning
Sylvain Boulmé
2021-02-22
5
-44
/
+21
*
quick fixcomments
Léo Gourdin
2021-02-16
1
-4
/
+1
*
This commit gives a first try to compute pre_output_regs from the livenesss o...
Léo Gourdin
2021-02-15
1
-10
/
+19
*
[Broken version] Some TODO eliminated
Léo Gourdin
2021-02-15
3
-153
/
+15
*
[Broken version] Proof of hsistate_simu_spec_correct
Léo Gourdin
2021-02-15
1
-7
/
+10
*
[Broken version] Intermediate local commit: pre_output_regs_correct proved
Léo Gourdin
2021-02-15
1
-17
/
+28
*
[Broken version] Intermediate local commit: proof of siexec_snone_por in sche...
Léo Gourdin
2021-02-12
2
-18
/
+68
*
[Broken version] Intermediate local commit: proof of inst_checker_eqlive OK
Léo Gourdin
2021-02-12
2
-54
/
+131
*
progress in pre_output_regs_correct
Sylvain Boulmé
2021-02-12
1
-5
/
+53
*
improve the skeleton...
Sylvain Boulmé
2021-02-11
2
-26
/
+107
*
refactorize inst_checker for checking pre_output_regs
Sylvain Boulmé
2021-02-11
2
-31
/
+98
*
specification of pre_output_regs for the simulation checker
Sylvain Boulmé
2021-02-11
6
-125
/
+107
*
factorize lazy_and_Some_* lemmas
Sylvain Boulmé
2021-02-10
1
-16
/
+3
*
Checker for wellformed path
Léo Gourdin
2021-02-08
1
-2
/
+175
*
intro RTLpathWFcheck
Sylvain Boulmé
2021-02-08
2
-4
/
+32
*
Some comment clean on RTLpath
Cyril SIX
2021-01-19
1
-3
/
+2
*
Merge branch 'kvx-work' into aarch64-peephole
Sylvain Boulmé
2021-01-07
2
-169
/
+102
|
\
|
*
Uniformizing a couple of debug print functions
Cyril SIX
2020-12-17
2
-87
/
+28
|
*
Fixing too many loads being NOTRAP
Cyril SIX
2020-12-17
1
-3
/
+9
|
*
Flushing at each dprintf
Cyril SIX
2020-12-16
1
-1
/
+3
|
*
Partially fixing turning loads into non trap
Cyril SIX
2020-12-16
1
-22
/
+56
|
*
Cleanup
Cyril SIX
2020-12-16
1
-83
/
+0
|
*
Turning loads into non-trapping when necessary
Cyril SIX
2020-12-15
1
-1
/
+34
*
|
Val_cmp* -> Val.mxcmp*
Sylvain Boulmé
2021-01-07
1
-21
/
+6
*
|
directory postpass_lib
Sylvain Boulmé
2021-01-07
5
-0
/
+0
*
|
recreate abstractbb/
Sylvain Boulmé
2021-01-07
4
-0
/
+0
*
|
cleaning
Sylvain Boulmé
2021-01-07
2
-1440
/
+0
*
|
Merge branch 'kvx-work' into aarch64-peephole
Sylvain Boulmé
2020-12-17
4
-25
/
+28
|
\
|
*
|
Merge branch 'kvx-test-prepass' of gricad-gitlab.univ-grenoble-alpes.fr:sixcy...
David Monniaux
2020-11-27
11
-0
/
+6216
|
/
*
prepass scheduling proof finished !
Sylvain Boulmé
2020-11-20
1
-24
/
+56
*
seval_builtin_sval_preserved
David Monniaux
2020-11-17
1
-1
/
+4
*
a little lemma on list of builtins
David Monniaux
2020-11-17
1
-2
/
+15
*
there remains two tricky cases
David Monniaux
2020-11-16
1
-3
/
+14
*
disable debug printing in scheduler
David Monniaux
2020-11-04
1
-4
/
+4
*
simplify HSop (and merge hSop and hSop_Sinit)
Sylvain Boulmé
2020-10-17
2
-42
/
+23
*
fixing the move of the verified prepass scheduler into scheduling/ directory
Sylvain Boulmé
2020-10-17
2
-758
/
+872
*
Merge remote-tracking branch 'origin/kvx-test-prepass' into mppa-RTLpathSE-verif
Cyril SIX
2020-10-16
6
-1458
/
+1452
*
pour ARM
David Monniaux
2020-10-02
1
-4
/
+4
*
so that all architectures compile
David Monniaux
2020-10-02
1
-473
/
+0
*
attempt at separating the divisions
David Monniaux
2020-09-29
1
-1
/
+13
*
attempt at "zigzag" scheduler; not quite testable due to issues in the duplic...
David Monniaux
2020-09-24
2
-1
/
+36
*
fix issue 210 in simu_check
Sylvain Boulmé
2020-09-21
1
-11
/
+23
*
more debug info for simu_check
Sylvain Boulmé
2020-09-21
1
-6
/
+16
*
just missing OpWeights for AARCH64
David Monniaux
2020-09-16
14
-0
/
+9446