aboutsummaryrefslogtreecommitdiffstats
path: root/picosoc/README.md
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2017-08-11 19:30:53 +0200
committerClifford Wolf <clifford@clifford.at>2017-08-11 19:30:53 +0200
commit99f0cafd1955652299e85d98bbdeedb5bbbfd506 (patch)
tree99a54a009a44cddc328c8eb6d538ce786c280a7b /picosoc/README.md
parentfebb4b13183d89fbd7253a147408fcb9f9e3cca9 (diff)
downloadpicorv32-99f0cafd1955652299e85d98bbdeedb5bbbfd506.tar.gz
picorv32-99f0cafd1955652299e85d98bbdeedb5bbbfd506.zip
Add simple UART to PicoSoC
Diffstat (limited to 'picosoc/README.md')
-rw-r--r--picosoc/README.md7
1 files changed, 6 insertions, 1 deletions
diff --git a/picosoc/README.md b/picosoc/README.md
index 5d7e2d3..77ea038 100644
--- a/picosoc/README.md
+++ b/picosoc/README.md
@@ -34,7 +34,12 @@ and upload them to a connected iCE40-HX8K Breakout Board.
| 0x00000000 .. 0x00FFFFFF | Internal SRAM |
| 0x01000000 .. 0x01FFFFFF | External Serial Flash |
| 0x02000000 .. 0x02000003 | SPI Flash Controller Config Register |
-| 0x03000000 .. 0x00FFFFFF | Memory mapped user peripherals |
+| 0x02000004 .. 0x02000007 | UART Clock Divider Register |
+| 0x02000008 .. 0x0200000B | UART Send/Recv Data Register |
+| 0x03000000 .. 0xFFFFFFFF | Memory mapped user peripherals |
+
+Reading from the UART Send/Recv Data Register will return the last received
+byte, or -1 (all 32 bits set) when the receive buffer is empty.
The example design (hx8kdemo.v) and generic test bench (testbench.v) have 32
GPIO pins mapped to the 32 bit word at address 0x03000000.