aboutsummaryrefslogtreecommitdiffstats
path: root/spiflash/Makefile
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2017-08-05 17:08:16 +0200
committerClifford Wolf <clifford@clifford.at>2017-08-05 17:08:16 +0200
commit571f5d5df742b3168d1e8c26e8ef0b8247960666 (patch)
tree513e9e0a6ccb41da21c8da1446e3b111d7f87c03 /spiflash/Makefile
parent82a51bc8a4c3a8d581e1590e0c5ae2e992897a6f (diff)
downloadpicorv32-571f5d5df742b3168d1e8c26e8ef0b8247960666.tar.gz
picorv32-571f5d5df742b3168d1e8c26e8ef0b8247960666.zip
Add spiflash testbench and add support for QSPI and DDR QSPI to SPI flash sim model
Diffstat (limited to 'spiflash/Makefile')
-rw-r--r--spiflash/Makefile18
1 files changed, 12 insertions, 6 deletions
diff --git a/spiflash/Makefile b/spiflash/Makefile
index 59faf6e..7bb244c 100644
--- a/spiflash/Makefile
+++ b/spiflash/Makefile
@@ -1,14 +1,20 @@
-test: testbench.vvp firmware.hex
+testbench: testbench.vvp firmware.hex
vvp -N $<
+testbench.vvp: spiflash.v spimemio.v testbench.v top.v ../picorv32.v
+ iverilog -s testbench -o $@ $^
+
+spiflash_tb: spiflash_tb.vvp firmware.hex
+ vvp -N $<
+
+spiflash_tb.vvp: spiflash.v spiflash_tb.v
+ iverilog -s testbench -o $@ $^
+
prog: design.bin firmware.bin
iceprog design.bin
iceprog -o 1M firmware.bin
-testbench.vvp: spiflash.v spimemio.v testbench.v top.v ../picorv32.v
- iverilog -s testbench -o $@ $^
-
firmware.elf: firmware.s
riscv32-unknown-elf-gcc -c -o firmware.elf firmware.s
@@ -32,9 +38,9 @@ design.bin: design.asc
icepack design.asc design.bin
clean:
- rm -f testbench.vvp testbench.vcd
+ rm -f testbench.vvp testbench.vcd spiflash_tb.vvp spiflash_tb.vcd
rm -f firmware.elf firmware_vma.elf firmware.hex firmware.bin
rm -f design.blif design.log design.asc design.rpt design.bin
-.PHONY: test prog clean
+.PHONY: testbench spiflash_tb prog clean