aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* Fix picosoc quad spi mode (flashio_worker must be multiple of 4 bytes)Clifford Wolf2018-08-141-1/+4
* Improve picosoc demo firmware, picosoc firmware build fixesClifford Wolf2018-08-143-19/+59
* Merge pull request #61 from mmicko/linker-scriptClifford Wolf2018-08-143-12/+74
|\
| * Created lfs file (section mappint) and init for data and bss sectionsMiodrag Milanovic2018-04-163-12/+74
* | Merge pull request #74 from olofk/picosoc-fusesoc_v2Clifford Wolf2018-08-143-0/+82
|\ \
| * | Add FuseSoC .core file for hx8kdemoOlof Kindgren2018-07-271-0/+35
| * | Add FuseSoC .core file for picosocOlof Kindgren2018-07-271-0/+23
| * | Add FuseSoC .core file for SPI Flash modelOlof Kindgren2018-07-261-0/+24
|/ /
* | Update riscv-gnu-toolchain to cb6b34bClifford Wolf2018-06-292-5/+8
* | Fix showtrace.py for changed objdump output formatClifford Wolf2018-05-252-2/+2
* | Fix "make testbench_verilator" bugClifford Wolf2018-05-251-1/+1
* | Improve testbench_verilatorClifford Wolf2018-05-252-19/+30
* | Add "make test_verilator"Clifford Wolf2018-05-251-0/+8
* | Merge pull request #69 from olofk/picosoc_regs_v3Clifford Wolf2018-05-191-0/+2
|\ \
| * | Bypass picosoc compile order check if PICORV32_REGS is defined.Olof Kindgren2018-05-181-0/+2
|/ /
* | Merge pull request #66 from olofk/spiflash-plusargClifford Wolf2018-05-151-1/+4
|\ \
| * | spiflash: Allow setting firmware from plusargOlof Kindgren2018-05-151-1/+4
|/ /
* | Merge pull request #63 from olofk/fix-spiflash_tbClifford Wolf2018-05-121-6/+6
|\ \
| * | Fix spiflash_tbOlof Kindgren2018-05-111-6/+6
|/ /
* / Fix miscellaneous typos in documentationLarry Doolittle2018-04-174-4/+4
|/
* Merge pull request #59 from tinyfpga/masterClifford Wolf2018-04-081-0/+2
|\
| * add .data and .bss segments to picosocLuke Valenty2018-04-071-0/+2
|/
* Update riscv-gnu-toolchain to 1b80cbeClifford Wolf2018-04-038-188/+334
* Merge pull request #56 from olofk/fusesocClifford Wolf2018-03-052-0/+105
|\
| * Add FuseSoC core fileOlof Kindgren2018-03-041-0/+78
| * Add verilator testbenchOlof Kindgren2018-03-041-0/+27
|/
* Merge pull request #54 from thoughtpolice/misc-fixesClifford Wolf2018-02-163-5/+5
|\
| * scripts/icestorm: use 'yosys-config' to find data directoryAustin Seipp2018-02-141-2/+2
| * scripts: remove old -m32 argument to riscv-gccAustin Seipp2018-02-143-3/+3
|/
* Merge pull request #52 from olofk/testbench_wb_fixesClifford Wolf2017-12-311-1/+26
|\
| * testbench_wb: Add proper attribution for wb_ram moduleOlof Kindgren2017-12-271-0/+19
| * testbench_wb: Load firmware with plusarg instead of parameterOlof Kindgren2017-12-271-1/+7
|/
* Update riscv-gnu-toolchain to bf5697aClifford Wolf2017-11-193-4/+4
* Fix picosoc hx8kdemo_tbClifford Wolf2017-11-111-1/+1
* Add missing "volatile" to "asm" statementsClifford Wolf2017-10-302-4/+4
* Update evaluation results to Vivado 2017.3Clifford Wolf2017-10-212-11/+11
* Update riscv-gnu-toolchain to git rev e9f5458Clifford Wolf2017-10-192-3/+3
* Update riscv-formal altops bitmasksClifford Wolf2017-10-071-8/+8
* Fix bug in picorv32_pcpi_div, Add RISCV_FORMAL_ALTOPS supportClifford Wolf2017-10-061-2/+23
* Add PICORV32_REGS mechanism for ASIC sram instantiationClifford Wolf2017-10-014-13/+130
* Improve PicoSoC overview.svgClifford Wolf2017-09-221-4/+94
* Enable a bunch of PicoRV32 features in PicoSoCClifford Wolf2017-09-226-23/+139
* Silenced some warnings when ENABLE_MUL but not ENABLE_PCPIClifford Wolf2017-09-221-2/+2
* Update PicoSoC READMEClifford Wolf2017-09-211-7/+23
* Remove generic PicoSoC testbenchClifford Wolf2017-09-213-174/+17
* Merge branch 'master' of github.com:cliffordwolf/picorv32Clifford Wolf2017-09-211-0/+2
|\
| * Update README.mdClifford Wolf2017-09-211-0/+2
* | Resize overview.svgClifford Wolf2017-09-211-304/+304
|/
* Add picosoc overview.svgClifford Wolf2017-09-211-0/+667
* Update README.mdClifford Wolf2017-09-211-0/+11
generated by cgit (git 2.34.1) at 2024-07-01 19:33:37 +0000