aboutsummaryrefslogtreecommitdiffstats
path: root/firmware/start.S
Commit message (Collapse)AuthorAgeFilesLines
* Improve test firmware, increase testbench memory size to 128kBClifford Wolf2019-09-121-1/+31
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* assembler support for custom0 is deprecated, using cpp macros nowClifford Wolf2016-12-091-15/+15
|
* Added tracer support (under construction)Clifford Wolf2016-08-251-0/+4
|
* RISC-V ISA 2.1 now calls "sbreak" officially "ebreak"Clifford Wolf2016-06-061-3/+3
|
* Added ENABLE_DIV and picorv32_pcpi_divClifford Wolf2016-04-101-0/+5
|
* Added ENABLE_FASTIRQ switch in start.SClifford Wolf2016-01-211-0/+83
|
* Removed trailing whitespacesClifford Wolf2015-07-021-1/+1
|
* Added ENABLE_IRQ_QREGS and ENABLE_IRQ_TIMERClifford Wolf2015-06-281-0/+96
|
* Improved start.S IRQ codeClifford Wolf2015-06-281-3/+8
|
* Fixed typo in firmware/start.SClifford Wolf2015-06-281-1/+1
|
* Improvements in picorv32_pcpi_mulClifford Wolf2015-06-281-0/+4
|
* Improved IRQ documentation, added assembler macrosClifford Wolf2015-06-281-37/+58
|
* Added ENABLE defines for individual testsClifford Wolf2015-06-271-6/+25
|
* Added mul tests from riscv-testsClifford Wolf2015-06-271-0/+5
|
* Added Pico Co-Processor Interface (PCPI)Clifford Wolf2015-06-261-0/+24
|
* Implemented waitirq instructionClifford Wolf2015-06-261-1/+2
|
* Refactoring of IRQ handlingClifford Wolf2015-06-261-1/+1
|
* Added basic IRQ supportClifford Wolf2015-06-251-1/+162
|
* Major redesign of main FSMClifford Wolf2015-06-071-1/+0
|
* Initial importClifford Wolf2015-06-061-0/+80