aboutsummaryrefslogtreecommitdiffstats
path: root/picosoc/picosoc.v
Commit message (Collapse)AuthorAgeFilesLines
* picosoc: increase available memory by using SPRAM instead of BRAM for the ↵Steffen Vogel2019-02-111-1/+11
| | | | Icebreaker example
* Add PicoSoC IceBreaker demoClifford Wolf2018-08-181-4/+10
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Expose ENABLE_IRQ_QREGS and PROGADDR_IRQ from picosoc.vOlof Kindgren2018-08-161-2/+4
|
* Bypass picosoc compile order check if PICORV32_REGS is defined.Olof Kindgren2018-05-181-0/+2
| | | | | | | | | | | | | Previously, picosoc.v needed to be sourced before picorv32.v to ensure that the PICORV32_REGS `define (used to select implementation for the register file) was set to picosoc_regs This allows for overriding PICORV32_REGS, e.g. by setting it externally in the EDA tool invocation. In this case, the compile order between picorv32.v and picosoc.v is not important. Note: This change will break the safety check if PICORV32_REGS is defined between sourcing picorv32.v and picosoc.v
* Add PICORV32_REGS mechanism for ASIC sram instantiationClifford Wolf2017-10-011-11/+56
|
* Enable a bunch of PicoRV32 features in PicoSoCClifford Wolf2017-09-221-2/+27
|
* Improve PicoSoC demo firmwareClifford Wolf2017-09-181-3/+3
|
* Update picosoc memory mapClifford Wolf2017-09-151-4/+4
|
* Add simple UART to PicoSoCClifford Wolf2017-08-111-2/+33
|
* Add support for QSPI DDR mode, Add SPI MEMIO config regClifford Wolf2017-08-111-3/+11
|
* Refactor picosoc flash_io interfacesClifford Wolf2017-08-071-23/+24
|
* Refactor picosoc codeClifford Wolf2017-08-071-43/+61
|
* Rename "spiflash" example to "picosoc"Clifford Wolf2017-08-071-0/+111