blob: 0acddb9c4759c6790485762e66007b54fa79b045 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
|
read_verilog ../../picorv32.v
read_xdc synth_area.xdc
synth_design -part xc7a15t-fgg484 -top picorv32_axi
opt_design
place_design
route_design
report_utilization
report_timing
write_verilog -force synth_area.v
|