1 2 3 4 5 6 7 8 9 10 11 12 13 14
read_verilog synth_gates.v read_verilog ../../picorv32.v hierarchy -top top proc; flatten synth dfflibmap -prepare -liberty synth_gates.lib abc -dff -liberty synth_gates.lib dfflibmap -liberty synth_gates.lib stat write_blif synth_gates.blif