diff options
author | Yann Herklotz <ymh15@ic.ac.uk> | 2021-01-18 11:24:53 +0000 |
---|---|---|
committer | overleaf <overleaf@localhost> | 2021-01-18 14:49:36 +0000 |
commit | dc0eb6c626a4068a9d28da5caafce7c39c3fd6ea (patch) | |
tree | 104098bb3330af9ed69e2e747d27b61c8a9ae77a | |
parent | 796f2926e6bc371f8dd1757d808ba5a631ac7783 (diff) | |
download | fccm21_esrhls-dc0eb6c626a4068a9d28da5caafce7c39c3fd6ea.tar.gz fccm21_esrhls-dc0eb6c626a4068a9d28da5caafce7c39c3fd6ea.zip |
Update on Overleaf.
-rw-r--r--[-rwxr-xr-x] | data/process.py | 0 | ||||
-rw-r--r-- | eval.tex | 4 | ||||
-rw-r--r-- | intro.tex | 1 | ||||
-rw-r--r-- | main.tex | 1 |
4 files changed, 4 insertions, 2 deletions
diff --git a/data/process.py b/data/process.py index 562a5d2..562a5d2 100755..100644 --- a/data/process.py +++ b/data/process.py @@ -182,7 +182,7 @@ int result() { return b; } \end{minted} -\caption{Miscompilation bug in Bambu HLS. As the value of \texttt{b} is shifted to the right by 8, the output should be \texttt{0x100}. However, the actual output is 0 in Bambu.}\label{fig:eval:intel:mismatch} +\caption{Miscompilation bug in Bambu HLS. As the value of \texttt{b} is shifted to the right by 8, the output should be \texttt{0x100}. However, the actual output is 0 in Bambu.}\label{fig:eval:bambu:mismatch} \end{figure} %\begin{example}[A miscompilation bug in Vivado HLS] @@ -201,7 +201,7 @@ Figure~\ref{fig:eval:intel:mismatch} shows a miscompilation bug that was found i \end{example} \begin{example}[A miscompilation bug in Bambu HLS] - +Figure~\ref{fig:eval:bambu:mismatch} shows the bug \end{example} %%% Local Variables: @@ -1,4 +1,5 @@ \section{Introduction} + High-level synthesis (HLS), which refers to the automatic translation of software into hardware, is becoming an increasingly important part of the computing landscape. It promises hardware engineers an increase in productivity by raising the abstraction level of their designs, and it promises software engineers the ability to produce application-specific hardware accelerators without having to understand hardware description languages (HDL) such as Verilog and VHDL. HLS is being used in an ever greater range of domains, including such high-assurance settings as financial services~\cite{hls_fintech}, control systems~\cite{hls_controller}, and real-time object detection~\cite{hls_objdetect}. As such, HLS tools are increasingly relied upon, even though ``high-level synthesis research and development is inherently prone to introducing bugs or regressions in the final circuit functionality''~\cite[Section 3.4.6]{canis15_legup}. In this paper, we investigate whether they are trustworthy and give an empirical evaluation of their reliability. @@ -19,6 +19,7 @@ \usepackage{multirow} \usepackage{multicol} \usepackage{hyperref} + %\usepackage{balance} \newcommand\totaltestcases{6700} |