summaryrefslogtreecommitdiffstats
path: root/proof.tex
diff options
context:
space:
mode:
authorYann Herklotz <git@yannherklotz.com>2021-04-16 21:50:22 +0100
committerYann Herklotz <git@yannherklotz.com>2021-04-16 21:50:22 +0100
commit00656c3a17263c8153cd96488cf06b571422a3d3 (patch)
tree98ba352bd4874fd5c3d90ff67cd521fca025a55e /proof.tex
parentcbae62c443013a2888a6e93cf409adff1f395f63 (diff)
downloadoopsla21_fvhls-00656c3a17263c8153cd96488cf06b571422a3d3.tar.gz
oopsla21_fvhls-00656c3a17263c8153cd96488cf06b571422a3d3.zip
Add
Diffstat (limited to 'proof.tex')
-rw-r--r--proof.tex2
1 files changed, 1 insertions, 1 deletions
diff --git a/proof.tex b/proof.tex
index 6749482..5f7dc16 100644
--- a/proof.tex
+++ b/proof.tex
@@ -147,7 +147,7 @@ Another simulation proof is performed to prove that the insertion of the RAM is
The other invariants and assumptions for defining two matching states in HTL are quite similar to the simulation performed in Lemma~\ref{lemma:simulation_diagram}, such as ensuring that the states have the same value, and that the values in the registers are less-defined. In particular, the less-defined relation matches up all the registers, except for the new registers introduced by the RAM.
-\begin{lemma}\label{lemma:simulation_diagram_ram}
+%\begin{lemma}\label{lemma:simulation_diagram_ram}
\subsection{Forward simulation from HTL to Verilog}\label{sec:proof:htl_verilog}