summaryrefslogtreecommitdiffstats
path: root/proof.tex
diff options
context:
space:
mode:
authorYann Herklotz <git@yannherklotz.com>2021-09-12 20:50:14 +0100
committerYann Herklotz <git@yannherklotz.com>2021-09-12 20:50:14 +0100
commit34f1cfc20a999cb4937a00d335ad0fee75d65760 (patch)
tree2a0076be0a77f711632ed7d132ffada0b3ff353d /proof.tex
parent12435b5995d8001fab984a5ccc9cf7bff9bd7756 (diff)
downloadoopsla21_fvhls-34f1cfc20a999cb4937a00d335ad0fee75d65760.tar.gz
oopsla21_fvhls-34f1cfc20a999cb4937a00d335ad0fee75d65760.zip
Add missing variable in proof
Diffstat (limited to 'proof.tex')
-rw-r--r--proof.tex2
1 files changed, 1 insertions, 1 deletions
diff --git a/proof.tex b/proof.tex
index 5caa382..9a192c6 100644
--- a/proof.tex
+++ b/proof.tex
@@ -171,7 +171,7 @@ The other invariants and assumptions for defining two matching states in HTL are
Given an HTL program, the forward simulation relation should hold after inserting the RAM and wiring the load, store and control signals.
\begin{align*}
- \forall h, B \in \texttt{Safe},\quad \yhfunction{tr\_ram\_ins}(h) = h' \land h \Downarrow B \implies h' \Downarrow B.
+ \forall h, h', B \in \texttt{Safe},\quad \yhfunction{tr\_ram\_ins}(h) = h' \land h \Downarrow B \implies h' \Downarrow B.
\end{align*}
\end{lemma}