aboutsummaryrefslogtreecommitdiffstats
path: root/src/translation/Veriloggen.v
Commit message (Expand)AuthorAgeFilesLines
* Add RTLBlock intermediate languageYann Herklotz2020-08-301-65/+0
* Change name to VericertYann Herklotz2020-07-141-2/+2
* Remove admitted in mis_stepp_VdeclYann Herklotz2020-07-051-3/+3
* Finish most of VeriloggenproofYann Herklotz2020-07-051-18/+16
* Fix Verilog semantics and fix order of always blocksYann Herklotz2020-06-261-2/+2
* Array semantics now uses dependent Array type.James Pollard2020-06-141-2/+3
* Generate Verilog from HTLYann Herklotz2020-06-121-644/+40
* Merge branch 'develop' into arrays-proofJames Pollard2020-05-301-20/+51
|\
| * Add equality check for valueYann Herklotz2020-05-041-1/+1
| * Add state transition conversion functionsYann Herklotz2020-05-031-2/+14
| * Add documentation and conform to specificationYann Herklotz2020-04-291-24/+41
* | Stop using tuples for register declarationsJames Pollard2020-05-301-37/+39
* | Fix addressing to add support for arbitraty pointer operationsJames Pollard2020-05-271-10/+19
* | Bug fix: stack address normalisationJames Pollard2020-05-261-1/+1
* | (Tentatively) working stack array/memory support.James Pollard2020-05-261-37/+50
* | Add pattern matches and plumb through stack regJames Pollard2020-05-251-5/+21
* | Start work on array supportJames Pollard2020-05-251-0/+1
|/
* Only generate clocked always blocksYann Herklotz2020-04-171-13/+13
* Make proofs simpler using autoYann Herklotz2020-04-151-59/+45
* Add proof about state wfYann Herklotz2020-04-081-40/+193
* Add partial proof of well formed stateYann Herklotz2020-04-061-24/+136
* Handle loops and conditionals correctlyYann Herklotz2020-04-021-100/+128
* Complete translation from simple RTL to VerilogYann Herklotz2020-04-011-101/+162
* Convert from RTL to Verilog directlyYann Herklotz2020-03-311-18/+20
* Add more operators and print themYann Herklotz2020-03-311-37/+69
* Improve Verilog error messagesYann Herklotz2020-03-311-1/+7
* Rename to transf_programYann Herklotz2020-03-291-1/+1
* Complete conversion from HTL to VerilogYann Herklotz2020-03-291-8/+91
* Add Verilog generation from HTLYann Herklotz2020-03-291-0/+135
generated by cgit (git 2.34.1) at 2024-07-03 10:10:11 +0000