Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Add declaration of loads | Yann Herklotz | 2020-06-12 | 2 | -4/+6 |
* | Fix declaring function arguments correctly | Yann Herklotz | 2020-06-12 | 2 | -9/+66 |
* | Remove Verilog proofs | Yann Herklotz | 2020-06-12 | 2 | -132/+4 |
* | Declare all registers properly in HTL | Yann Herklotz | 2020-06-12 | 3 | -51/+95 |
* | Generate Verilog from HTL | Yann Herklotz | 2020-06-12 | 1 | -644/+40 |
* | Start fixing proof | James Pollard | 2020-06-09 | 1 | -94/+116 |
* | Fix automation tactic for modified constructor | James Pollard | 2020-06-09 | 1 | -2/+4 |
* | Start extending HTL proof to cover arrays. | James Pollard | 2020-06-09 | 1 | -18/+31 |
* | Merge branch 'develop' into arrays-proof | James Pollard | 2020-06-09 | 1 | -31/+92 |
|\ | |||||
| * | Finished main proof with small assumptions | Yann Herklotz | 2020-06-04 | 2 | -34/+94 |
* | | Fix HTLgenspec proof for arrays. | James Pollard | 2020-06-03 | 1 | -31/+43 |
* | | Merge branch 'develop' into arrays-proof | James Pollard | 2020-06-03 | 2 | -47/+45 |
|\| | |||||
| * | Uncomment proof | Yann Herklotz | 2020-06-03 | 2 | -43/+41 |
* | | HTLgenspec status in line with develop | James Pollard | 2020-06-03 | 2 | -26/+56 |
* | | Copy over load/store from Veriloggen to HTLgen. | James Pollard | 2020-06-03 | 1 | -5/+36 |
* | | Merge branch 'develop' into arrays-proof | James Pollard | 2020-06-03 | 2 | -4/+30 |
|\| | |||||
| * | Add proof to final_states | Yann Herklotz | 2020-06-02 | 1 | -1/+3 |
| * | Add proof for initial state | Yann Herklotz | 2020-06-02 | 2 | -3/+27 |
* | | Keep track of declarations in HTLgen. | James Pollard | 2020-06-03 | 1 | -23/+62 |
* | | Merge branch 'develop' into arrays-proof | James Pollard | 2020-06-02 | 3 | -82/+152 |
|\| | |||||
| * | Get whole proof to compile | Yann Herklotz | 2020-06-02 | 1 | -14/+17 |
| * | Shorten the proof a bit | Yann Herklotz | 2020-06-02 | 1 | -41/+15 |
| * | Add proof for equivalence of mov | Yann Herklotz | 2020-06-02 | 2 | -38/+110 |
| * | Add lemmas for preservation of globals | Yann Herklotz | 2020-06-01 | 2 | -29/+50 |
* | | Merge branch 'develop' into arrays-proof | James Pollard | 2020-06-01 | 1 | -5/+4 |
|\| | |||||
| * | Small optimisations to proof | Yann Herklotz | 2020-05-31 | 1 | -5/+4 |
* | | Merge branch 'develop' into arrays-proof | James Pollard | 2020-05-30 | 6 | -162/+1327 |
|\| | |||||
| * | Merge branch 'develop' of github.com:ymherklotz/CoqUp into develop | Yann Herklotz | 2020-05-29 | 1 | -6/+3 |
| |\ | |||||
| | * | Improve automation in HTLgenspec. | James Pollard | 2020-05-29 | 1 | -6/+3 |
| * | | Fix compilation moving to PTree | Yann Herklotz | 2020-05-29 | 3 | -25/+34 |
| |/ | |||||
| * | Change AssocMap to Maps.PTree | Yann Herklotz | 2020-05-29 | 1 | -3/+5 |
| * | Add more proofs and remove Admitted | Yann Herklotz | 2020-05-27 | 1 | -49/+43 |
| * | Add top level definition | Yann Herklotz | 2020-05-27 | 2 | -138/+153 |
| * | Working on automation | Yann Herklotz | 2020-05-26 | 1 | -62/+48 |
| * | Finished proof of spec completely | Yann Herklotz | 2020-05-26 | 2 | -5/+94 |
| * | Finished second pass and fixed bug | Yann Herklotz | 2020-05-26 | 2 | -18/+37 |
| * | Finished proving the first case | Yann Herklotz | 2020-05-25 | 1 | -1/+6 |
| * | Continuing work on proving specification | Yann Herklotz | 2020-05-25 | 2 | -22/+218 |
| * | Add HTLgen | Yann Herklotz | 2020-05-24 | 1 | -1/+337 |
| * | Finish the proof with most assumptions | Yann Herklotz | 2020-05-21 | 2 | -29/+150 |
| * | Add proof of translation correctness | Yann Herklotz | 2020-05-20 | 2 | -17/+200 |
| * | Add simulation diagram | Yann Herklotz | 2020-05-08 | 1 | -5/+53 |
| * | Add match_states Inductive | Yann Herklotz | 2020-05-07 | 1 | -0/+29 |
| * | Remove HTLgen and create the specification | Yann Herklotz | 2020-05-07 | 2 | -163/+92 |
| * | Redefine HTL for intermediate Verilog language | Yann Herklotz | 2020-05-07 | 1 | -0/+18 |
| * | Add equality check for value | Yann Herklotz | 2020-05-04 | 2 | -2/+2 |
| * | Add proofs and specification of Verilog conversion | Yann Herklotz | 2020-05-03 | 2 | -0/+158 |
| * | Add state transition conversion functions | Yann Herklotz | 2020-05-03 | 1 | -2/+14 |
| * | Add documentation and conform to specification | Yann Herklotz | 2020-04-29 | 1 | -24/+41 |
* | | Stop using tuples for register declarations | James Pollard | 2020-05-30 | 1 | -37/+39 |