diff options
| author | James Pollard <james@pollard.dev> | 2020-05-26 19:10:14 +0100 |
|---|---|---|
| committer | James Pollard <james@pollard.dev> | 2020-05-26 19:10:14 +0100 |
| commit | 45842fdccf3f2fae7a14508fa939ba2a1cf0d3ce (patch) | |
| tree | 3132d12f55df2ed8daf6d95f1a6ec980f7c8dad0 /src/verilog/PrintVerilog.ml | |
| parent | 1baa474a2312a930187cd2d071dc0651451327d1 (diff) | |
| download | vericert-45842fdccf3f2fae7a14508fa939ba2a1cf0d3ce.tar.gz vericert-45842fdccf3f2fae7a14508fa939ba2a1cf0d3ce.zip | |
(Tentatively) working stack array/memory support.
Diffstat (limited to 'src/verilog/PrintVerilog.ml')
| -rw-r--r-- | src/verilog/PrintVerilog.ml | 8 |
1 files changed, 8 insertions, 0 deletions
diff --git a/src/verilog/PrintVerilog.ml b/src/verilog/PrintVerilog.ml index 29c4f5a..bdd8581 100644 --- a/src/verilog/PrintVerilog.ml +++ b/src/verilog/PrintVerilog.ml @@ -70,6 +70,7 @@ let literal l = sprintf "%d'd%d" (Nat.to_int l.vsize) (Z.to_int (uvalueToZ l)) let rec pprint_expr = function | Vlit l -> literal l | Vvar s -> register s + | Vvari (s, i) -> concat [register s; "["; pprint_expr i; "]"] | Vinputvar s -> register s | Vunop (u, e) -> concat ["("; unop u; pprint_expr e; ")"] | Vbinop (op, a, b) -> concat ["("; pprint_binop (pprint_expr a) (pprint_expr b) op; ")"] @@ -111,9 +112,16 @@ let declare i t = concat [ indent i; t; " ["; sprintf "%d" (Nat.to_int sz - 1); ":0] "; register r; ";\n" ] +let declarearr i t = + function (r, sz, ln) -> + concat [ indent i; t; " ["; sprintf "%d" (Nat.to_int sz - 1); ":0] "; + register r; + " ["; sprintf "%d" (Nat.to_int ln - 1); ":0];\n" ] + (* TODO Fix always blocks, as they currently always print the same. *) let pprint_module_item i = function | Vdecl (r, sz) -> declare i "reg" (r, sz) + | Vdeclarr (r, sz, ln) -> declarearr i "reg" (r, sz, ln) | Valways (e, s) -> concat [indent i; "always "; pprint_edge_top i e; "\n"; pprint_stmnt (i+1) s] | Valways_ff (e, s) -> |