| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Fix backend hardware generation and scheduling | Yann Herklotz | 2023-08-10 | 1 | -7/+10 |
| * | Merge remote-tracking branch 'origin/dev/divider' into dev/scheduling | Yann Herklotz | 2021-11-16 | 1 | -2/+17 |
| |\ | |||||
| | * | Get some Verilog output with dividersdev/divider | Yann Herklotz | 2021-02-22 | 1 | -2/+6 |
| | * | Add new instructions for pipelines | Yann Herklotz | 2021-02-21 | 1 | -1/+3 |
| | * | Merge branch 'develop' into dev/divider | Yann Herklotz | 2021-02-21 | 1 | -2/+15 |
| | |\ | |||||
| | * | | Add beginning to scheduling division | Yann Herklotz | 2021-02-15 | 1 | -4/+16 |
| * | | | Work more on equivalence of SAT | Yann Herklotz | 2021-10-26 | 1 | -1/+1 |
| * | | | Fix pretty printing issue in Verilog | Yann Herklotz | 2021-08-12 | 1 | -1/+1 |
| * | | | Fix initialisation more | Yann Herklotz | 2021-04-01 | 1 | -7/+7 |
| * | | | Add 0 initialisation | Yann Herklotz | 2021-04-01 | 1 | -1/+1 |
| * | | | Add new enable interface | Yann Herklotz | 2021-04-01 | 1 | -3/+3 |
| * | | | Add memory disable | Yann Herklotz | 2021-03-31 | 1 | -3/+6 |
| * | | | Print Verilog in reverse order | Yann Herklotz | 2021-03-02 | 1 | -1/+1 |
| * | | | Change lists in case statements to stmnt_list | Yann Herklotz | 2021-03-01 | 1 | -1/+3 |
| | |/ |/| | |||||
| * | | Fix printing of the final cycle count | Yann Herklotz | 2021-02-21 | 1 | -2/+15 |
| |/ | |||||
| * | Add more legible names to variables | Yann Herklotz | 2021-02-12 | 1 | -1/+17 |
| * | Fix state generation for if-conversion | Yann Herklotz | 2021-02-03 | 1 | -3/+9 |
| * | Add predicated values and instructions | Yann Herklotz | 2021-02-02 | 1 | -0/+1 |
| * | Add correct copyright notices in files | Yann Herklotz | 2021-01-10 | 1 | -0/+1 |
| * | Fix pretty printing bug in Verilog | Yann Herklotz | 2020-11-02 | 1 | -2/+2 |
| * | Fix printing of negative numbers | Yann Herklotz | 2020-10-23 | 1 | -1/+5 |
| * | Add RTLBlock intermediate language | Yann Herklotz | 2020-08-30 | 1 | -0/+232 |
 |
index : vericert | |
| Vericert is a formally verified high-level synthesis tool. |
| aboutsummaryrefslogtreecommitdiffstats |