blob: a0b01d47663fd5b5552a128985136116a9ab7e31 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
VERICERT ?= vericert
VERICERT_OPTS ?= -DSYNTHESIS -fschedule -fif-conv -dgblseq -dgblpar
IVERILOG ?= iverilog
IVERILOG_OPTS ?=
VERILATOR ?= verilator
VERILATOR_OPTS ?= -Wno-fatal -Wno-lint -Wno-style -Wno-WIDTH --top main --exe $(HOME)/projects/vericert/scripts/verilator_main.cpp
TARGETS ?=
%.sv: %.c
@echo -e "\033[0;35mMAKE\033[0m" $<
$(VERICERT) $(VERICERT_OPTS) $< -o $@
%.iver: %.sv
$(IVERILOG) -o $@ $(IVERILOG_OPTS) $<
%.gcc: %.c
$(CC) $(CFLAGS) $< -o $@
%.verilator: %.sv
$(VERILATOR) $(VERILATOR_OPTS) --Mdir $@ --cc $<
@echo -e $(MAKE) -C $@ -f Vmain.mk
@$(MAKE) -C $@ -f Vmain.mk &>/dev/null
%: %.iver %.gcc %.verilator
cp $< $@
all: $(TARGETS)
clean:
rm -f *.iver
rm -f *.v
rm -f *.sv
rm -f *.gcc
rm -f *.clog
rm -f *.tmp
rm -f $(TARGETS)
rm -f *.{0,1,2,3,4,5,6,7,8,9}
rm -f *.smt2
rm -f *.log
rm -f *.dot
rm -f *.vtlog
rm -f *.txt
rm -rf *.verilator
.PRECIOUS: %.v %.gcc %.iver
.PHONY: all clean
.SUFFIXES:
|