aboutsummaryrefslogtreecommitdiffstats
path: root/src/VeriFuzz/Verilog.hs
diff options
context:
space:
mode:
authorYann Herklotz <git@ymhg.org>2019-05-10 17:41:44 +0100
committerYann Herklotz <git@ymhg.org>2019-05-10 17:41:44 +0100
commit1bf5b56da8df267fd33e738b53e29e832854856b (patch)
tree83b451ca816e9fffc3faadef3ed37054549820f6 /src/VeriFuzz/Verilog.hs
parent8241ebad9374187b20ee0fdd43029a2a5ddfbb4e (diff)
downloadverismith-1bf5b56da8df267fd33e738b53e29e832854856b.tar.gz
verismith-1bf5b56da8df267fd33e738b53e29e832854856b.zip
Add constant expression to expression conversion and vice versa
Diffstat (limited to 'src/VeriFuzz/Verilog.hs')
-rw-r--r--src/VeriFuzz/Verilog.hs2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/VeriFuzz/Verilog.hs b/src/VeriFuzz/Verilog.hs
index 4f9fd52..701a7d6 100644
--- a/src/VeriFuzz/Verilog.hs
+++ b/src/VeriFuzz/Verilog.hs
@@ -53,6 +53,8 @@ module VeriFuzz.Verilog
-- * Expression
, Expr(..)
, ConstExpr(..)
+ , constToExpr
+ , exprToConst
, constNum
-- * Assignment
, Assign(..)