| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Update configv0.4.0.1 | Yann Herklotz | 2019-10-25 | 1 | -2/+4 |
| * | Update the version string for future release | Yann Herklotz | 2019-10-25 | 1 | -1/+1 |
| * | Change to one line | Yann Herklotz | 2019-10-25 | 1 | -61/+17 |
| * | Add comment to code generation | Yann Herklotz | 2019-10-25 | 1 | -1/+1 |
| * | Update README with current build procedure | Yann Herklotz | 2019-10-25 | 1 | -11/+29 |
| * | Add the literal list to the mod instantiation | Yann Herklotz | 2019-10-25 | 1 | -2/+3 |
| * | Fix subtle issue with module generation | Yann Herklotz | 2019-10-25 | 1 | -0/+1 |
| * | Change location of the html reports | Yann Herklotz | 2019-10-18 | 2 | -4/+6 |
| * | Add -k functionality | Yann Herklotz | 2019-10-18 | 3 | -9/+31 |
| * | Edit .envrc for nix | Yann Herklotz | 2019-10-18 | 1 | -1/+1 |
| * | Rename Sim to Tool | Yann Herklotz | 2019-10-18 | 15 | -77/+72 |
| * | Update default configuration | Yann Herklotz | 2019-10-18 | 1 | -13/+10 |
| * | Update runner | Yann Herklotz | 2019-10-18 | 1 | -15/+22 |
| * | Remove reference to nix files | Yann Herklotz | 2019-10-07 | 1 | -1/+0 |
| * | Clean up default.nix file | Yann Herklotz | 2019-10-07 | 1 | -5/+3 |
| * | Remove nix folder | Yann Herklotz | 2019-10-07 | 4 | -77/+0 |
| * | Fix cabal filev0.4.0.0 | Yann Herklotz | 2019-10-06 | 1 | -1/+10 |
| * | Pin the nix repository | Yann Herklotz | 2019-10-06 | 1 | -3/+13 |
| * | Fix spelling in readme | Yann Herklotz | 2019-10-06 | 1 | -3/+3 |
| * | Change benchmark information | Yann Herklotz | 2019-10-06 | 1 | -15/+16 |
| * | Test cases pass again | Yann Herklotz | 2019-10-06 | 1 | -12/+0 |
| * | [Fix #63] Make build pass again | Yann Herklotz | 2019-10-06 | 5 | -113/+59 |
| * | Add more scripts | Yann Herklotz | 2019-09-18 | 4 | -0/+190 |
| * | Rename main modules | Yann Herklotz | 2019-09-18 | 43 | -259/+275 |
| * | Small changes to .cabal | Yann Herklotz | 2019-09-06 | 1 | -2/+7 |
| * | Rename cabal file to fix nix | Yann Herklotz | 2019-09-04 | 1 | -0/+0 |
| * | Renaming to VeriSmith | Yann Herklotz | 2019-09-04 | 34 | -0/+0 |
| * | Change name from VeriFuzz to VeriSmith | Yann Herklotz | 2019-08-29 | 46 | -379/+372 |
| * | Add new bug that was found | Yann Herklotz | 2019-08-15 | 1 | -0/+1 |
| * | Added benchmark results for comparison | Yann Herklotz | 2019-08-07 | 1 | -0/+27 |
| * | Update aws setup script | Yann Herklotz | 2019-08-07 | 1 | -2/+3 |
| * | Fix wording of readme | Yann Herklotz | 2019-08-01 | 1 | -3/+4 |
| * | Fix to read the verilog instead of a formal repr | Yann Herklotz | 2019-08-01 | 1 | -1/+1 |
| * | Add benchmark | Yann Herklotz | 2019-07-28 | 3 | -4/+4 |
| * | Add some more performance optimisations | Yann Herklotz | 2019-07-27 | 1 | -1/+5 |
| * | Add faster build to travis | Yann Herklotz | 2019-07-27 | 1 | -0/+1 |
| * | Make the nix build more concise | Yann Herklotz | 2019-07-27 | 4 | -96/+13 |
| * | Add a benchmark | Yann Herklotz | 2019-07-27 | 6 | -61/+196 |
| * | Add benchmark | Yann Herklotz | 2019-07-27 | 1 | -0/+7 |
| * | Move the imports to VeriFuzz.hs | Yann Herklotz | 2019-07-26 | 2 | -7/+11 |
| * | Move Gen.hs to Generate.hs | Yann Herklotz | 2019-07-26 | 3 | -4/+4 |
| * | Add non determinism probability to generation | Yann Herklotz | 2019-07-26 | 4 | -25/+64 |
| * | Remove old way of running tests | Yann Herklotz | 2019-07-23 | 1 | -13/+0 |
| * | Add more documentation about the new build | Yann Herklotz | 2019-07-23 | 1 | -14/+39 |
| * | Bump version to 0.3.1.0v0.3.1.0 | Yann Herklotz | 2019-07-23 | 1 | -2/+2 |
| * | [Fix #52] Correctly resize the modules | Yann Herklotz | 2019-07-23 | 1 | -6/+9 |
| * | Add new maintainer email | Yann Herklotz | 2019-07-23 | 36 | -297/+219 |
| * | Add release to nix | Yann Herklotz | 2019-07-23 | 1 | -0/+2 |
| * | Fix nix build and add to travis | Yann Herklotz | 2019-07-23 | 6 | -47/+53 |
| * | Fix the filtering of the local values | Yann Herklotz | 2019-07-23 | 1 | -1/+4 |
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |