| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Large refactor with passing tests | Yann Herklotz | 2019-04-02 | 1 | -215/+0 |
| | | |||||
| * | Rename to Verilog | Yann Herklotz | 2019-04-02 | 1 | -3/+3 |
| | | |||||
| * | Add more configuration options and small fix | Yann Herklotz | 2019-04-02 | 1 | -3/+4 |
| | | |||||
| * | Switch to Hedgehog in graph and verilog generation | Yann Herklotz | 2019-04-02 | 1 | -28/+39 |
| | | |||||
| * | Run through brittany | Yann Herklotz | 2019-04-01 | 1 | -11/+9 |
| | | |||||
| * | Fix warnings in code | Yann Herklotz | 2019-03-31 | 1 | -1/+0 |
| | | |||||
| * | Add documentation | Yann Herklotz | 2019-03-30 | 1 | -10/+28 |
| | | |||||
| * | Add some documentation | Yann Herklotz | 2019-03-30 | 1 | -9/+14 |
| | | |||||
| * | Change license name | Yann Herklotz | 2019-03-30 | 1 | -1/+1 |
| | | |||||
| * | Fix build | Yann Herklotz Grave | 2019-03-07 | 1 | -11/+0 |
| | | |||||
| * | Add proper register generation | Yann Herklotz Grave | 2019-03-07 | 1 | -14/+16 |
| | | |||||
| * | Fix build errors and simplify names | Yann Herklotz Grave | 2019-03-06 | 1 | -33/+42 |
| | | |||||
| * | Add always blocks to the main generation | Yann Herklotz Grave | 2019-03-06 | 1 | -7/+44 |
| | | |||||
| * | Hlint suggestions | Yann Herklotz Grave | 2019-03-06 | 1 | -4/+4 |
| | | |||||
| * | Create procedural generation for Verilog | Yann Herklotz Grave | 2019-03-04 | 1 | -12/+3 |
| | | |||||
| * | Fix all the warnings and fix building | Yann Herklotz Grave | 2019-03-03 | 1 | -10/+15 |
| | | |||||
| * | Add transformers and procedural generation | Yann Herklotz Grave | 2019-03-03 | 1 | -11/+84 |
| | | |||||
| * | Reformat using brittany | Yann Herklotz Grave | 2019-02-25 | 1 | -1/+6 |
| | | |||||
| * | Indent by 4 | Yann Herklotz Grave | 2019-02-17 | 1 | -24/+24 |
| | | |||||
| * | Brittany formatting | Yann Herklotz Grave | 2019-02-17 | 1 | -16/+14 |
| | | |||||
| * | Change Port type, adding signed info | Yann Herklotz Grave | 2019-02-16 | 1 | -8/+9 |
| | | |||||
| * | Small fixes to module generation | Yann Herklotz | 2019-02-03 | 1 | -4/+7 |
| | | |||||
| * | Add mutation to declare other wires | Yann Herklotz | 2019-02-02 | 1 | -7/+28 |
| | | |||||
| * | Remove last warning | Yann Herklotz | 2019-02-01 | 1 | -1/+4 |
| | | |||||
| * | Small warning fix | Yann Herklotz | 2019-02-01 | 1 | -1/+1 |
| | | |||||
| * | Fix all the compile and test errors | Yann Herklotz | 2019-02-01 | 1 | -8/+19 |
| | | |||||
| * | Fix imports | Yann Herklotz | 2019-02-01 | 1 | -2/+2 |
| | | |||||
| * | Structure changes | Yann Herklotz | 2019-02-01 | 1 | -0/+35 |
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |