| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Renaming to VeriSmith | Yann Herklotz | 2019-09-04 | 1 | -119/+0 |
| * | Change name from VeriFuzz to VeriSmith | Yann Herklotz | 2019-08-29 | 1 | -2/+2 |
| * | Add a benchmark | Yann Herklotz | 2019-07-27 | 1 | -1/+5 |
| * | Add new maintainer email | Yann Herklotz | 2019-07-23 | 1 | -1/+1 |
| * | Format with brittany and add right modules | Yann Herklotz | 2019-04-15 | 1 | -5/+5 |
| * | Add BitVec type to model Verilog bit vectors | Yann Herklotz | 2019-04-14 | 1 | -0/+115 |
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |