aboutsummaryrefslogtreecommitdiffstats
path: root/src/VeriFuzz/Verilog
Commit message (Expand)AuthorAgeFilesLines
* Rename moduleId to modIdYann Herklotz2019-01-204-9/+12
* Reformat with stylish-haskellYann Herklotz2019-01-194-23/+15
* Add hlint changesYann Herklotz2019-01-193-4/+3
* Set column to 100Yann Herklotz2019-01-193-62/+23
* Add brittany formatting instead of stylish-haskellYann Herklotz2019-01-194-162/+230
* Small improvement to stmnt and expr functionYann Herklotz2019-01-191-13/+16
* Swap the exports for the types of the ASTYann Herklotz2019-01-191-2/+2
* Fix all the warningsYann Herklotz2019-01-103-31/+28
* Add documentation in ASTYann Herklotz2019-01-101-15/+28
* Fix documentation errorYann Herklotz2019-01-101-1/+1
* Add explicit exportsYann Herklotz2019-01-101-24/+55
* Fix warningsYann Herklotz2019-01-102-36/+36
* Derive as many properties as possibleYann Herklotz2019-01-101-30/+21
* Fix some importsYann Herklotz2019-01-101-53/+14
* Add render to testYann Herklotz2019-01-101-3/+3
* Remove Arbitrary.hsYann Herklotz2019-01-101-70/+0
* Fix warningsYann Herklotz2019-01-103-44/+13
* Rename remaining modulesYann Herklotz2019-01-101-169/+55
* Rename files out of the moduleYann Herklotz2019-01-105-0/+1183