aboutsummaryrefslogtreecommitdiffstats
path: root/src/Verismith/Verilog
Commit message (Expand)AuthorAgeFilesLines
* Tests passing for new reductionYann Herklotz2020-05-111-1/+9
* Fix types with annotationsYann Herklotz2020-05-111-12/+15
* Add proper annotation supportYann Herklotz2020-05-111-69/+119
* Add annotations and make it compile againYann Herklotz2020-04-071-0/+4
* WIP changes to the AST typesYann Herklotz2020-03-166-70/+71
* Changes to AST to support annotationsYann Herklotz2020-03-041-289/+305
* Fix spacing in the generated VerilogYann Herklotz2020-03-031-16/+20
* Add case statement to the ASTYann Herklotz2020-03-032-1/+41
* Update license noticesYann Herklotz2020-01-0610-10/+10
* Update license to dual license GPLv3Yann Herklotz2020-01-0610-10/+10
* Add ModConnNamed in testbenchYann Herklotz2019-11-241-1/+1
* Fix more changes to for loopsYann Herklotz2019-11-241-1/+1
* Do not mutate the expression in the for loopYann Herklotz2019-11-241-1/+1
* Add reduction pass to remove constants from concatYann Herklotz2019-11-051-0/+6
* Add comment to code generationYann Herklotz2019-10-251-1/+1
* Rename main modulesYann Herklotz2019-09-1811-0/+2866